USB554164I5 - - Google Patents
Info
- Publication number
- USB554164I5 USB554164I5 US55416475A USB554164I5 US B554164 I5 USB554164 I5 US B554164I5 US 55416475 A US55416475 A US 55416475A US B554164 I5 USB554164 I5 US B554164I5
- Authority
- US
- United States
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/732—Vertical transistors
- H01L29/7325—Vertical transistors having an emitter-base junction leaving at a main surface and a base-collector junction leaving at a peripheral surface of the body, e.g. mesa planar transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/117—Oxidation, selective
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/143—Shadow masking
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Element Separation (AREA)
- Local Oxidation Of Silicon (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DT2409910 | 1974-03-01 | ||
DE2409910A DE2409910C3 (en) | 1974-03-01 | 1974-03-01 | Method for manufacturing a semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
USB554164I5 true USB554164I5 (en) | 1976-03-09 |
US4001465A US4001465A (en) | 1977-01-04 |
Family
ID=5908864
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US05/554,164 Expired - Lifetime US4001465A (en) | 1974-03-01 | 1975-02-28 | Process for producing semiconductor devices |
Country Status (7)
Country | Link |
---|---|
US (1) | US4001465A (en) |
JP (1) | JPS5423799B2 (en) |
CA (1) | CA1036050A (en) |
DE (1) | DE2409910C3 (en) |
FR (1) | FR2262864B1 (en) |
GB (1) | GB1449559A (en) |
IT (1) | IT1033295B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4142004A (en) | 1976-01-22 | 1979-02-27 | Bell Telephone Laboratories, Incorporated | Method of coating semiconductor substrates |
US4239811A (en) | 1979-08-16 | 1980-12-16 | International Business Machines Corporation | Low pressure chemical vapor deposition of silicon dioxide with oxygen enhancement of the chlorosilane-nitrous oxide reaction |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1437112A (en) * | 1973-09-07 | 1976-05-26 | Mullard Ltd | Semiconductor device manufacture |
JPS5246784A (en) * | 1975-10-11 | 1977-04-13 | Hitachi Ltd | Process for production of semiconductor device |
JPS6035818B2 (en) * | 1976-09-22 | 1985-08-16 | 日本電気株式会社 | Manufacturing method of semiconductor device |
US4109050A (en) * | 1976-12-09 | 1978-08-22 | General Electric Company | Coated silicon-based ceramic composites and method for making same |
US4272308A (en) * | 1979-10-10 | 1981-06-09 | Varshney Ramesh C | Method of forming recessed isolation oxide layers |
US4462846A (en) * | 1979-10-10 | 1984-07-31 | Varshney Ramesh C | Semiconductor structure for recessed isolation oxide |
US4278705A (en) * | 1979-11-08 | 1981-07-14 | Bell Telephone Laboratories, Incorporated | Sequentially annealed oxidation of silicon to fill trenches with silicon dioxide |
US4331708A (en) * | 1980-11-04 | 1982-05-25 | Texas Instruments Incorporated | Method of fabricating narrow deep grooves in silicon |
JPS5873163A (en) * | 1981-10-27 | 1983-05-02 | Toshiba Corp | Mos semiconductor device |
CA1252372A (en) * | 1985-01-21 | 1989-04-11 | Joseph P. Ellul | Nitsinitride and oxidized nitsinitride dielectrics on silicon |
US4789560A (en) * | 1986-01-08 | 1988-12-06 | Advanced Micro Devices, Inc. | Diffusion stop method for forming silicon oxide during the fabrication of IC devices |
US6015737A (en) * | 1991-07-26 | 2000-01-18 | Denso Corporation | Production method of a vertical type MOSFET |
US6482716B1 (en) | 2000-01-11 | 2002-11-19 | Infineon Technologies North America Corp. | Uniform recess depth of recessed resist layers in trench structure |
GB0223361D0 (en) * | 2002-10-08 | 2002-11-13 | Council Cent Lab Res Councils | Optical micro sensor |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL169121C (en) * | 1970-07-10 | 1982-06-01 | Philips Nv | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE WITH A SEMICONDUCTOR BODY INCLUDED ON A SURFACE WITH AT LEAST PART IN SEMINATED IN THE SEMICONDUCTOR BODY FORMED BY THERMAL OXIDIZED OXYGEN |
US3719535A (en) * | 1970-12-21 | 1973-03-06 | Motorola Inc | Hyperfine geometry devices and method for their fabrication |
NL7204741A (en) * | 1972-04-08 | 1973-10-10 | ||
US3899372A (en) * | 1973-10-31 | 1975-08-12 | Ibm | Process for controlling insulating film thickness across a semiconductor wafer |
-
1974
- 1974-03-01 DE DE2409910A patent/DE2409910C3/en not_active Expired
- 1974-12-09 GB GB5306374A patent/GB1449559A/en not_active Expired
- 1974-12-30 CA CA217,052A patent/CA1036050A/en not_active Expired
-
1975
- 1975-02-28 IT IT20772/75A patent/IT1033295B/en active
- 1975-02-28 JP JP2552175A patent/JPS5423799B2/ja not_active Expired
- 1975-02-28 US US05/554,164 patent/US4001465A/en not_active Expired - Lifetime
- 1975-02-28 FR FR7506302A patent/FR2262864B1/fr not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4142004A (en) | 1976-01-22 | 1979-02-27 | Bell Telephone Laboratories, Incorporated | Method of coating semiconductor substrates |
US4239811A (en) | 1979-08-16 | 1980-12-16 | International Business Machines Corporation | Low pressure chemical vapor deposition of silicon dioxide with oxygen enhancement of the chlorosilane-nitrous oxide reaction |
Also Published As
Publication number | Publication date |
---|---|
IT1033295B (en) | 1979-07-10 |
GB1449559A (en) | 1976-09-15 |
DE2409910B2 (en) | 1978-07-20 |
JPS5423799B2 (en) | 1979-08-16 |
US4001465A (en) | 1977-01-04 |
JPS50122184A (en) | 1975-09-25 |
FR2262864A1 (en) | 1975-09-26 |
DE2409910C3 (en) | 1979-03-15 |
FR2262864B1 (en) | 1979-03-16 |
CA1036050A (en) | 1978-08-08 |
DE2409910A1 (en) | 1975-09-18 |