US9721842B2 - Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme - Google Patents

Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme Download PDF

Info

Publication number
US9721842B2
US9721842B2 US15/058,309 US201615058309A US9721842B2 US 9721842 B2 US9721842 B2 US 9721842B2 US 201615058309 A US201615058309 A US 201615058309A US 9721842 B2 US9721842 B2 US 9721842B2
Authority
US
United States
Prior art keywords
layer
stack
blocking
fet
fet region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/058,309
Other versions
US20160190015A1 (en
Inventor
Takashi Ando
Hemanth Jagannathan
Balaji Kannan
Siddarth A. Krishnan
Unoh Kwon
Rekha Rajaram
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US15/058,309 priority Critical patent/US9721842B2/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KWON, UNOH, RAJARAM, REKHA, ANDO, TAKASHI, KANNAN, BALAJI, KRISHNAN, SIDDARTH A., JAGANNATHAN, HEMANTH
Publication of US20160190015A1 publication Critical patent/US20160190015A1/en
Priority to US15/232,895 priority patent/US9824930B2/en
Application granted granted Critical
Publication of US9721842B2 publication Critical patent/US9721842B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H01L21/823462—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28079—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a single metal, e.g. Ta, W, Mo, Al
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28088—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a composite, e.g. TiN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28229—Making the insulator by deposition of a layer, e.g. metal, metal compound or poysilicon, followed by transformation thereof into an insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/3115—Doping the insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/32115—Planarisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H01L21/823437—
    • H01L21/82345—
    • H01L21/823842—
    • H01L21/823857—
    • H01L29/4966—
    • H01L29/517—
    • H01L29/66545—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/017—Manufacture or treatment using dummy gates in processes wherein at least parts of the final gates are self-aligned to the dummy gates, i.e. replacement gate processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/667—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN workfunction layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/691—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator comprising metallic compounds, e.g. metal oxides or metal silicates 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0135—Manufacturing their gate conductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0135—Manufacturing their gate conductors
    • H10D84/014—Manufacturing their gate conductors the gate conductors having different materials or different implants
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0144—Manufacturing their gate insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0172—Manufacturing their gate conductors
    • H10D84/0177—Manufacturing their gate conductors the gate conductors having different materials or different implants
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0181—Manufacturing their gate insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H01L29/513—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
    • H10D64/685—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being perpendicular to the channel plane

Definitions

  • the subject matter of the present application relates to semiconductor devices of integrated circuits and their fabrication, particularly field effect transistors.
  • CMOS complementary metal oxide semiconductor
  • FIG. 1 is an illustrative flow chart of methods of embodiments of the present invention.
  • FIG. 2 is a sectional view illustrating a possible starting point of embodiments of the present invention.
  • FIG. 3 is a sectional view illustrating the formation of a high-k layer according to an embodiment of a method of the present invention.
  • FIG. 4 is a sectional view illustrating the formation of a blocking stack and lithographic stack according to an embodiment of a method of the present invention.
  • FIG. 5 is a sectional view illustrating of patterning the blocking stack and the lithographic stack according to an embodiment of a method of the present invention.
  • FIG. 6 is a sectional view illustrating of patterning the thinning the blocking stack according to an embodiment of a method of the present invention.
  • FIG. 7 is a sectional view illustrating the formation of a doping layer according to an embodiment of a method of the present invention.
  • FIG. 8 is a sectional view illustrating forming an annealing stack and the substrate post annealing according to an embodiment of a method of the present invention.
  • FIG. 9 is a sectional view illustrating the substrate after removing annealing, mask and doping layers according to an embodiment of a method of the present invention.
  • FIG. 10 is a sectional view illustrating the substrate after patterning a first work function metal stack according to an embodiment of a method of the present invention.
  • FIG. 11 is a sectional view illustrating the substrate after forming a second work function metal stack according to an embodiment of a method of the present invention.
  • FIG. 12 is a sectional view illustrating the substrate after filling openings according to an embodiment of a method of the present invention.
  • FIG. 13 is an illustrative flow chart of a method of a direct doping embodiment of the present invention.
  • FIG. 14 is a sectional view illustrating a possible starting point in an embodiment of a method of the present invention.
  • FIG. 15 is a sectional view illustrating the formation of a high-k layer according to an embodiment of a method of the present invention.
  • FIG. 16 is a sectional view illustrating the formation of a dopant layer according to an embodiment of a method of the present invention.
  • FIG. 17 is a sectional view illustrating the formation of a mask stack according to an embodiment of a method of the present invention.
  • FIG. 18 is a sectional view illustrating of patterning a lithographic stack according to an embodiment of a method of the present invention.
  • FIG. 19 is a sectional view illustrating of patterning the dopant layer according to an embodiment of a method of the present invention.
  • FIG. 20 is a sectional view illustrating of thinning the mask stack according to an embodiment of a method of the present invention.
  • FIG. 21 is a sectional view illustrating forming an annealing stack according to an embodiment of a method of the present invention.
  • FIG. 22 is a sectional view illustrating the substrate after annealing according to an embodiment of a method of the present invention.
  • FIG. 23 is a sectional view illustrating the substrate after removing annealing, mask and doping layers according to an embodiment of a method of the present invention.
  • FIG. 24 is a sectional view illustrating the substrate after patterning a first work function metal stack according to an embodiment of a method of the present invention.
  • FIG. 25 is a sectional view illustrating the substrate after forming a second work function metal stack according to an embodiment of a method of the present invention.
  • FIG. 26 is a sectional view illustrating the substrate after filling openings according to an embodiment of a method of the present invention.
  • CMOS complementary metal oxide semiconductor
  • the present invention advantageously uses selective etching of multi-layered stacks containing a sacrificial film or controlled etching of single layered blocking stack to form high-k replacement metal gate structures made using soft metal mask without degradation of device properties of the transistors.
  • the methods allow threshold differences to be created among different types of FETs or the same type of FET.
  • doping methods using the stack as a buffer or blocking stack during doping are a direct doping method of the high-k using a multi-layered stack as a mask.
  • a blocking stack allows a replacement metal gate structure having one doped and one undoped high-k gate oxide to be formed in a first and second transistor, respectively.
  • the term “doping” refers to the incorporation of metal elements (such as, but not limited to, rare-earth elements like lanthanum) into the high-k gate dielectric film to change the effective work function of the transistor.
  • the method uses a multi-layered blocking layer, which due to its multi-layers, may be initially thick and then later thinned.
  • RIE soft-mask reactive ion etching
  • the multi-layered stack may be thinned because the materials are able to be selectively removed with respect to each other and exposed high-k.
  • the mulit-layered stack is replaced by a single thick titanium nitride layer to allow a replacement metal gate structure having one doped and one undoped high-k gate oxide to be formed in a first and second transistor, respectively.
  • the method uses a single layered blocking film, which may be initially thick and then later thinned. It is advantageous to have a thick layer when patterning using a soft mask. The patterning reveals the high-k material in a first FET which is to be doped and leaves the blocking stack on the second FET which is to remain undoped.
  • the single layer blocking film is thinned by a controlled wet etch and a doping layer is formed everywhere.
  • An anneal migrates dopant into the first high-k layer but the thinned blocking layer keeps the dopant away from the second FET's high-k layer. It is advantageous to have a thinned blocking layer during doping to prevent dissolved oxygen (which may have been in the upper portion of the thick blocking layer) from migrating to the high-k layer and adversely affecting Tivn (inverse of gate capacitance).
  • a substrate having a doped high-k in the first FET and an undoped high-k in the second FET region is made by a direct doping method.
  • this replacement gate integration scheme in gate openings are formed in a dielectric layer over a first FET (future doped high-k FET) and a second FET (future undoped high-k FET). High-k layer(s) are formed in the openings.
  • a doping layer is formed directly on the high-k layer(s) followed by a multi-layered mask which is initially thick. The structure is patterned to remove the dopant and mask in the second FET region.
  • the remaining mask on the first FET is thinned and an annealing stack is formed everywhere.
  • An anneal migrates dopant into the high-k layer over the first FET region, but because there is no dopant layer above the second FET's high-k layer, it remains undoped.
  • the annealing and doping stacks are removed and the work function metals are formed. Finally, the openings of the replacement metal gate first and second FETs are filled and planarized.
  • FIG. 1 is a flow chart of embodiments A and B of the present invention of making one doped and one undoped FET using a multi-layered blocking stack (embodiment A) or a single layer blocking stack (embodiment B) in a soft mask replacement metal gate process.
  • step 10 a substrate having an N-FET region and a P-FET region is provided. Over the substrate is a dielectric layer having two openings, which preferably were made by removing a dummy gate.
  • openings will be over the N-FET or P-FET region of the substrate and depending high-k integration scheme, may expose the substrate (“high-k last” integration scheme), may expose an interfacial layer in contact with the substrate (“high-k last” integration scheme), or may expose a high-k dielectric previously formed over the substrate (“high-k first” integration scheme). These openings will contain the future high-k, metal gates of the FETs.
  • a high-k layer is formed in the openings in a high-k last integration scheme. If a high-k first scheme is practiced, forming the high-k is skipped. Thus, in a high-k last embodiment, the high-k layer lines the sidewalls and the bottom of the openings whereas in a high-k first embodiment the high-k is only at the bottom of the opening because the high-k material was formed with the dummy gate.
  • a blocking stack is formed over the substrate and the high-k layer.
  • a multi-layer blocking stack is used that will advantageously allow a blocking stack of different thicknesses to be formed and used during various steps in the process.
  • the multi-layers allows the overall thickness of the blocking layer to be tuned depending upon the needs of that particular step of the process.
  • the multi-layer approach also allows a thin blocking stack to be formed at some steps, thin stacks, without use of the multi-layer stack of this invention are which are often difficult to create.
  • a single blocking layer (which is subsequently thinned) is formed rather than the multi-layered blocking stack.
  • the blocking stact is lithographically patterned so that it is removed from a first FET region but remains on a second FET region. As will be explained later, it is during lithographic patterning that it is important to have a thick blocking layer
  • step 40 a portion of the blocking stack in the second FET region is removed to leave a remaining, thin blocking layer in preparation for the anneal step in which a thin layer is advantageous, as will be explained later.
  • step 42 a doping stack is formed everywhere including over the thinned blocking layer.
  • an annealing stack is formed over both regions of the substrate and an anneal diffuses the dopant into the high-k layer of the unblocked first FET. Subsequently, in step 55 the annealing stack is removed. More layers, namely the doping stack and remaining thinned blocking layer, are removed in step 60 .
  • step 70 the work function metals are formed in the first and second FETs regions.
  • step 90 the openings having high-k and respective work function metals and are filled with a conductive material and planarized to yield a first FET having a doped high-k material and a second FET having an undoped high-k material.
  • FIG. 2 illustrates a structure which can represent a preliminary stage in the above described method, specifically, a cross-section of the substrate at the end of step 10 .
  • a semiconductor substrate 100 which may be a bulk single crystalline substrate a semiconductor on insulator substrate.
  • the substrate 100 may be planar or have fins.
  • the substrate has a first FET region 101 and second FET region 102 .
  • the first region 101 may be include active semiconductor region in which an n-type field effect transistor (“NFET”) is to be formed
  • the second region 102 may include a second active semiconductor region in which a p-type field effect transistor (“PFET”) is to be formed.
  • both regions contain the same type of FET (e.g. both NFET or both PFET).
  • An isolation region may separate the first and second FET regions, but is omitted from the figures for simplicity purposes.
  • the dielectric layer may be a single composition or may include multitude of different dielectric materials and layers.
  • the openings reveal a previously formed interfacial layer 112 .
  • the interfacial layer may contain silicon and at least one of oxygen and nitrogen.
  • S source
  • D drain
  • the source and drain regions may be, embedded in the substrate, raised from the substrate or both.
  • the source and drain regions may or may not have silicide on them at this point in the process.
  • a high-k layer 115 can be formed overlying the interfacial layer 112 and in the first and second openings 110 - 1 and 110 - 2 .
  • interfacial layer 112 can be removed, and a new interfacial layer formed and/or high-k layer 115 can be formed in place of such layer.
  • the high-k layer 115 may include a high dielectric material having a dielectric constant greater than silicon dioxide and more preferably greater than silicon nitride.
  • the high-k layer 115 may include one or more of the following dielectric materials: hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, titanium oxide, tantalum oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
  • such layer may be deposited by chemical vapor deposition (CVD) or atomic layer deposition (ALD).
  • the high-k layer 115 typically deposits onto all exposed surfaces, including lining the openings 110 - 1 , 110 - 2 and overlying the first and second FET regions 101 , 102 , and onto the interfacial layer 112 , when present within the gate openings.
  • a multi-layered blocking layer 120 is formed over the substrate.
  • the blocking layer includes three layers a first bottom blocking layer (A), a second middle blocking layer (B), and a third top blocking (C).
  • first (bottom—A) and third (top—C) blocking layers may be titanium nitride while the second (middle—C) blocking layer is a lanthanum (La) containing material such as La or lanthanum oxide.
  • the first (bottom—A) blocking layer may be from about 15 angstroms to 25 angstroms and ranges there between; the second (middle—B) blocking layer may be from about 5 angstroms to 15 angstroms and ranges there between; and the third (top—C) blocking layer may be from about 5 angstroms to 30 angstroms and ranges there between.
  • the blocking layer 120 may be a single layer of titanium nitride which is thick enough to protect the substrate in the subsequent patterning steps.
  • the single, thick blocking layer equal to or greater than about 25 angstroms.
  • Soft mask lithographic material 130 has been patterned over the substrate.
  • Soft mask lithographic material may include one or more of the following: photoresist, an antireflective coating and an optical planarization layer (OPL) and preferably does not include a hard mask layer such as silicon dioxide or a metal hard mask.
  • OPL optical planarization layer
  • the reactive ion etching process used to pattern the OPL would interact with the underlying high-k material of the unblocked gate (which in a future step will received a dopant to become a doped high-k FET, here the first FET) causing an increase in the interfacial layer 112 thickness which, in turn, undesirably increases the Tinv (inverse of gate capacitance).
  • a multi-layer blocking stack of step 20 is used whereas embodiment B uses a single thick TiN layer.
  • the blocking later can be later thinned. This allows the blocking layer to be initially thick to protect the high-k 115 and interfacial layers 112 during patterning of the lithographic material and later thinned which is advantageous for the dopant drive-in anneal.
  • the original blocking layer 120 has fulfilled one of its purposes (protecting the substrate during patterning) and can now be thinned in order to prepare itself for its next purpose, namely to act a thin dopant diffusion barrier layer.
  • the blocking layer 120 is removed from the first FET region 101 leaving the high-k layer 115 exposed in the first FET region 101 as depicted in FIG. 5 .
  • the multi-layer blocking stack 120 may be thinned by removing the top two layers, namely third (top) blocking layer 120 C (titanium nitride in a preferred embodiment) and second (middle) blocking layer 120 B (a lanthanum containing layer in a preferred embodiment), thereby leaving the first (bottom) blocking layer 120 A (titanium nitride) over the second FET region 102 of the substrate.
  • the remaining first blocking layer 120 A may now serve as a dopant diffusion barrier in subsequent steps.
  • the thickness of the remaining blocking layer may be from about 15 angstroms to about 25 angstroms and ranges there between.
  • embodiment A's multi-layer blocking 120 stack which takes place can occur because of the unexpected finding that the middle blocking layer 120 B (preferably a La containing material) will etch readily in a hot peroxide solution when it is on silicon, but is etch resistant to the same chemistry when it is on titanium nitride (as in the preferred embodiment).
  • the multi-layer blocking stack is able to be both thick (when protecting the first FET region during OPL patterning) and thinned when functioning as a dopant barrier.
  • a series of selective etches may be used to thin the blocking layer.
  • the top blocking layer 120 C may be etched in peroxide while the middle blocking layer 120 B is not etched (i.e. selective removal of the TiN relative to the middle layer sacrificial layer). Then the middle blocking layer 120 B may be removed with chloride containing chemistry selectively with respect to the bottom blocking layer 120 A to leave the thinned blocking layer 120 A.
  • the inventors have discovered that dissolved oxygen in the titanium nitride may undesirably enter the high-k layer of the undoped FET (FET with blocking material overlying it, here, the second FET).
  • FET undoped FET
  • the dissolved oxygen problem of the single thick blocking layer One is to use a silicon dioxide hard mask to prevent oxygen from entering the TiN blocking film.
  • the hard mask approach is undesirable because after patterning, HF is used to remove the hard mask. HF will attack the high-k 115 layer.
  • Another solution is to thin the single thick blocking layer thus removing the upper portions of the layer which contain the oxygen.
  • a titanium nitride blocking film can be etched in a solution of room temperature or colder aqueous ammonia hydroxide and an aqueous hydrogen peroxide (SC 1 ) having 50:1.5 ratio. Note that a thinned remaining block layer will be referred to as 120 A regardless if it is a remaining portion of a multi-layer stack or an initially thicker single layer blocking stack.
  • a dopant film stack 140 is formed over the entire surface of the substrate.
  • the dopant film stack lines the first FET region 101 opening 110 - 1 and is on the high-k layer 115 in the first opening.
  • the dopant film stack 140 is over the remaining thinned blocking layer, namely the first (bottom) blocking layer 120 A.
  • the dopant stack may contain lanthanum, for example as elemental lanthanum or an oxide, or an n-dopant stack may contain some other rare earth dopant such as ytrrium which shifts the effective work function towards the conduction band-edge.
  • the thickness of the dopant stack may be from about 1 ⁇ acute over ( ⁇ ) ⁇ to about 10 ⁇ acute over ( ⁇ ) ⁇ and ranges therebetween.
  • the annealing stack 142 may have a bottom layer, a cap titanium nitride layer, followed by an amorphous silicon layer.
  • the amorphous silicon layer function to block oxygen from reaching the high-k during the anneal which would adversely impact Tinv (increase).
  • the cap titanium nitride layer functions to prevent the silicon from forming a silicide with the high-k layer 115 and/or dopant layer.
  • the substrate 100 is annealed to drive the dopant into the high-k 115 of the first FET region 101 .
  • the anneal may be from about 800 C to about 1300 C and ranges therebetween. If the temperature is too low the dopants will not diffuse sufficiently into the high-k material 115 and there will be no shift in the threshold voltage of the first FET. If the temperature is too high, too much dopant moves close to the substrate 100 causing a change in crystallization of the high-k material which may lead to severe gate leakage.
  • the anneal may be performed by a soak anneal (several seconds), spike/rapid thermal anneal (RTA) which is a few seconds, or a laser anneal (LSA) which is milliseconds.
  • the anneal is performed in inert ambient such as nitrogen and/or argon.
  • the substrate 100 is shown after the anneal.
  • the dopant has moved into the high-k layer of the first region 101 to become the doped high-k 145 .
  • the dopant in the high-k is concentrated near the interfacial layer/high-k interface.
  • FIG. 8 a similar cross-hatching as the doped high-k 145 indicates that the top of the thinned, remaining blocking layer 120 A may also absorb some dopant, but note that the dopant does not reach the high-k 115 in the second FET regions 102 which remains undoped.
  • annealing stack 142 , dopant stack 140 and the remaining thinned blocking layer 120 A are removed. Removal is by a sequence of wets processes, typically involving ammonia based chemistry to remove silicon, peroxide and HCl and ammonia based chemistries (SC 1 , SC 2 ) to remove the TiN and the dopant materials. Choice of chemistry is motivated by efficiency in removing these materials while retaining high selectivity to the high-k materials (doped 145 and undoped 115 ). Thus, FIG. 8 shows a doped high-k 145 in the first FET region 101 , while the high-k 115 in the second FET region 102 remains undoped.
  • a first work function metal stack 150 is formed everywhere and then patterned so that it only remains over the first FET region 101 , including the doped high-k 145 .
  • the first and second FET regions, 101 and 102 may be an opposite type FETs. Therefore, in an embodiment in which the first FET region 101 is an N-FET, the first work function metal stack may include one or more of a titanium nitride film and a film containing one or more of the following elements: titanium, aluminum and carbon to form a metallic film.
  • the work function stack may include underlying barrier and/or overlying capping layers in addition to work function adjustment material.
  • a further stage of fabrication in which a second work function metal stack 160 suitable for setting a workfunction for the second FET region 102 is formed everywhere.
  • the second work function stack 160 remains everywhere, but in an alternate embodiment, the second work function stack 160 may be patterned so it remains only in the second FET region 102 (a P-FET, continuing with the example from above).
  • suitable work function stack materials may include one or more layers of titanium nitride.
  • the preceding work function metal formation formed the first, here N-FET work function materials prior to the second work function metals, here P-FET.
  • N-FET work function materials prior to the second work function metals, here P-FET.
  • P-FET work function metal
  • a fill stack 170 is formed in the openings and planarized.
  • Fill stack 170 may include several layers including a metal seal layer, a wetting layer, and a seed layer and a bulk fill layer can be deposited. Not every layer is needed in all cases.
  • the wetting layer may be titanium nitride and the bulk fill layer can be tungsten.
  • the second work function metal 160 serves two roles: it is a work function metal of the second FET region 102 and wetting layer prior to bulk fill of both FET regions 101 and 102 .
  • FIG. 13 is a flow chart of a method of making one doped and one undoped FET using a multi-layered mask.
  • a substrate having an N-FET region and a P-FET region is provided.
  • These openings will be over the N-FET or P-FET region of the substrate and depending high-k integration scheme, may expose the substrate (“high-k last” integration scheme), may expose an interfacial layer in contact with the substrate (“high-k last” integration scheme), or may expose a high-k dielectric previously formed over the substrate (“high-k first” integration scheme).
  • These openings will contain the future high-k, metal gates of the FETs.
  • the substrate may be planar or have fins.
  • a high-k layer is formed in the openings in a high-k last integration scheme. If a high-k first scheme is practiced, forming the high-k is skipped. Thus, in a high-k last embodiment, the high-k layer lines the sidewalls and the bottom of the openings whereas in a high-k first embodiment the high-k is only at the bottom of the opening because the high-k material was formed with the dummy gate.
  • a doping layer is formed on the high-k material.
  • a mask is formed over the substrate and the high-k layer.
  • a multi-layer mask is used that will advantageously allow a mask of different thicknesses to be formed and used during various steps in the process.
  • the multi-layers allows the overall thickness of the hard mask layer to be tuned depending upon the needs of that particular step of the process.
  • the multi-layer approach as will be shown later, also allows a thin mask to be formed at some steps, thin stacks, without use of the multi-layer stack of this invention are often difficult to create.
  • the mask is lithographically patterned so that it is removed from a second FET region but remains on a first FET region. As will be explained later, it is during lithographic patterning that it is important to have a thick mask.
  • step 40 a portion of the mask in the first FET region is removed to leave a remaining, thin mask layer in preparation for the anneal step.
  • an annealing stack is formed over both regions of the substrate and an anneal diffuses the dopant into the high-k layer of the unblocked first FET. Subsequently, in step 55 the annealing stack is removed. More layers, namely the doping stack and remaining thinned hard mask layer, are removed in step 60 .
  • step 70 the work function metals are formed in the first and second FETs regions.
  • step 90 the openings having high-k and respective work function metals and are filled with a conductive material and planarized to yield a first FET having a doped high-k material and a second FET having an undoped high-k material.
  • FIG. 14 illustrates a structure which can represent a preliminary stage in the above described method, specifically, a cross-section of the substrate at the end of step 10 .
  • a semiconductor substrate 100 which may be a bulk single crystalline substrate a semiconductor on insulator substrate.
  • the substrate 100 may be planar or have fins.
  • the substrate has a first FET region 101 and second FET region 102 .
  • the first region 101 may be include active semiconductor region in which an n-type field effect transistor (“NFET”) is to be formed
  • the second region 102 may include a second active semiconductor region in which a p-type field effect transistor (“PFET”) is to be formed.
  • both regions contain the same type of FET (e.g. both NFET or both PFET).
  • An isolation region may separate the first and second FET regions, but is omitted from the figures for simplicity purposes.
  • the dielectric layer may be a single composition or may include multitude of different dielectric materials and layers.
  • the openings reveal a previously formed interfacial layer 112 .
  • the interfacial layer may contain silicon and at least one of oxygen and nitrogen.
  • S source
  • D drain
  • the source and drain regions may be, embedded in the substrate, raised from the substrate or both.
  • the source and drain regions may or may not have silicide on them at this point in the process.
  • a high-k layer 115 can be formed overlying the interfacial layer 112 and in the first and second openings 110 - 1 and 110 - 2 .
  • interfacial layer 112 can be removed, and a new interfacial layer formed and/or high-k layer 115 can be formed in place of such layer.
  • the high-k layer 115 may include a high dielectric material having a dielectric constant greater than silicon dioxide and more preferably greater than silicon nitride.
  • the high-k layer 115 may include one or more of the following dielectric materials: hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, titanium oxide, tantalum oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
  • the layer may be deposited by chemical vapor deposition (CVD) or atomic layer deposition (ALD).
  • the high-k layer 115 may form on all exposed surfaces, including lining the openings 110 - 1 , 110 - 2 and overlying the first and second FET regions 101 , 102 , and on the interfacial layer 112 , when present within the gate openings.
  • the dopant stack may contain lanthanum, for example as elemental lanthanum or an oxide, or an n-dopant stack may contain some other rare earth dopant such as yttrium which shifts the effective work function towards the conduction band-edge.
  • the thickness of the dopant stack may be from about 1 ⁇ acute over ( ⁇ ) ⁇ to about 10 ⁇ acute over ( ⁇ ) ⁇ and ranges therebetween.
  • the dopant may include aluminum.
  • a multi-layered mask 120 is formed over the substrate.
  • the mask 120 is shown in one large layer, however, the mask is multi-layered and includes three layers a first bottom mask layer, a second middle mask layer, and a third top mask (one may also refer to FIG. 4 , for an example in which a multi-layer structure is explicitly shown and is also appropriate in the present embodiment).
  • the first (bottom) and third (top) mask layers may be titanium nitride while the second (middle) mask layer is a lanthanum (La) containing material such as La or lanthanum oxide.
  • the first (bottom) mask layer may be from about 15 ⁇ acute over ( ⁇ ) ⁇ to 25 ⁇ acute over ( ⁇ ) ⁇ and ranges there between; the second (middle) mask layer may be from about 5 ⁇ acute over ( ⁇ ) ⁇ to 15 ⁇ acute over ( ⁇ ) ⁇ and ranges there between; and the third (top) mask layer may be from about 5 ⁇ acute over ( ⁇ ) ⁇ to 30 ⁇ acute over ( ⁇ ) ⁇ and ranges there between.
  • a lithographic material 130 has been patterned over the substrate.
  • the lithographic material may include one or more of the following: photoresist, an antireflective coating and an optical planarization layer (OPL) and preferably does not include a mask layer such as silicon dioxide or a metal mask.
  • the lithographic material 130 is preferably a stack of soft-mask materials.
  • the OPL layer is directly on top of the multi-layered mask.
  • the current invention employs a multi-layer mask between the soft mask lithographic materials and the high-k.
  • the mask later can be later thinned. This allows the mask layer to be initially thick to protect the high-k 115 and interfacial layers 112 during patterning of the lithographic material and later thinned which is advantageous for the dopant drive-in anneal.
  • the original multi-layer mask layer 120 has fulfilled one of its purposes (protecting the substrate during patterning) and can now be thinned in preparation for the subsequent high-k and dopant drive in anneal.
  • the multi-layer mask layer 120 is removed from the second FET region 102 leaving the high-k layer 115 exposed in the second FET region 102 as depicted in FIG. 19
  • the patterned lithographic material 130 is removed from the first FET region 101 .
  • the multi-layer mask 120 in the first FET region 101 may be thinned by removing the top two layers, namely third (top) mask layer (titanium nitride in a preferred embodiment) and second (middle) mask layer (a lanthanum containing layer in a preferred embodiment), thereby leaving the first (bottom) mask layer (titanium nitride in a preferred embodiment) over the first FET region 101 of the substrate.
  • the remaining portion of the multi-layer hardmask will now be referred to as reference numeral 120 A and is the first (bottom) layer of the original multi-layered hardmask.
  • the thickness of the remaining mask layer 120 A may be from about 15 angstroms to about 25 angstroms and ranges there between.
  • the thinning of the multi-layer mask 120 stack which takes place can occur because of the unexpected finding that the middle mask layer 120 (preferably a La containing material) will etch readily in a hot peroxide solution when it is on silicon, but is etch resistant to the same chemistry when it is on titanium nitride (as in the preferred embodiment).
  • the top mask layer can be removed selective to the middle by using the hot peroxide solution.
  • the middle mask layer can be removed selective to the bottom mask layer using a chlorine containing acid.
  • a multi-layered hardmask 120 which is subsequently thinned is preferable to an original single thick titanium nitride mask layer because a single thick TiN layer has dissolved oxygen which accumulates due to the lithographic patterning and removal.
  • the dissolved oxygen present in the titanium nitride may undesirably enter the high-k layer of the FET with mask material overlying it (here, the first FET).
  • a silicon dioxide mask over the TiN may be used to prevent oxygen from entering the TiN mask film.
  • the silicon dioxide mask approach is undesirable because after patterning, HF is used to remove silicon dioxide mask. HF will also attack the high-k 115 layer.
  • an annealing stack 142 may be placed on top of the substrate.
  • the annealing stack 142 is on the thinned layer 120 A in the first FET region 101 and on the high-k 115 in the second FET region 102 .
  • the annealing stack 142 may have a bottom layer which may be referred to as a cap titanium nitride layer, followed by an amorphous silicon layer.
  • the amorphous silicon layer function to block oxygen from reaching the high-k during the anneal which would adversely impact Tinv (increase).
  • the cap titanium nitride layer functions to prevent the silicon from forming a silicide with the high-k layer 115 in the second FET region 102 .
  • the substrate 100 is annealed to drive the dopant into the high-k 115 of the first FET region 101 .
  • the anneal may be from about 800 C to about 1300 C and ranges therebetween. If the temperature is too low the dopants will not diffuse sufficiently into the high-k material 115 and there will be no shift in the threshold voltage of the first FET. If the temperature is too high, too much dopant moves close to the substrate 100 causing a change in crystallization of the high-k material which may lead to severe gate leakage.
  • the anneal may be performed by a soak anneal (several seconds), spike/rapid thermal anneal (RTA) which is a few seconds, or a laser anneal (LSA) which is milliseconds.
  • the anneal is performed in inert ambient such as nitrogen and/or argon.
  • the substrate 100 is shown after the anneal.
  • the dopant has moved into the high-k layer of the first region 101 to become the doped high-k 145 .
  • the dopant in the high-k is concentrated near the interfacial layer/high-k interface.
  • the high-k 115 remains undoped because the dopant layer was previously patterned and removed above the second FET region 102 .
  • FIG. 23 annealing stack 142 , dopant stack 140 and the remaining thinned mask layer 120 A are removed. Removal is by a sequence of wets processes, typically involving ammonia based chemistry to remove silicon, peroxide and HCl and ammonia based chemistries (SC 1 , SC 2 ) to remove the TiN and the dopant materials. Choice of chemistry is motivated by efficiency in removing these materials while retaining high selectivity to the high-k materials (doped 145 and undoped 115 ). Thus, FIG. 23 shows a doped high-k 145 in the first FET region 101 , while the high-k 115 in the second FET region 102 remains undoped.
  • a first work function metal stack 150 is formed everywhere and then patterned so that it only remains over the first FET region 101 , including the doped high-k 145 .
  • the first and second FET regions, 101 and 102 may be an opposite type FETs. Therefore, in an embodiment in which the first FET region 101 is an N-FET, the first work function metal stack may include one or more of a titanium nitride film and a film containing one or more of the following elements: titanium, aluminum and carbon to form a metallic film.
  • the work function stack may include underlying barrier and/or overlying capping layers in addition to work function adjustment material.
  • a further stage of fabrication in which a second work function metal stack 160 suitable for setting a workfunction for the second FET region 102 is formed everywhere.
  • the second work function metal stack remains in both the first and second FET regions, 101 and 102 , respectively, however, alternate embodiments may remove the second work function 160 metal stack from the first FET region 101 .
  • suitable second work function stack 160 materials may include one or more layers of titanium nitride.
  • the preceding work function metal formation formed the first, here N-FET work function materials prior to the second work function metals, here P-FET.
  • the order could be reversed.
  • a fill stack 170 is formed in the openings and planarized.
  • Fill stack 170 may include several layers including a metal seal layer, a wetting layer, and a seed layer and a bulk fill layer can be deposited. Not every layer is needed in all cases.
  • the wetting layer may be titanium nitride and the bulk fill layer can be tungsten.
  • the second work function metal 160 serves two roles: it is a work function metal of the second FET region 102 and wetting layer prior to bulk fill of both FET regions 101 and 102 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Composite Materials (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Materials Engineering (AREA)

Abstract

A method of fabricating advanced node field effect transistors using a replacement metal gate process. The method includes dopant a high-k dielectric directly or indirectly by using layers composed of multi-layer thin film stacks, or in other embodiments, by a single blocking layer. By taking advantage of unexpected etch selectivity of the multi-layer stack or the controlled etch process of a single layer stack, etch damage to the high-k may be avoided and work function metal thicknesses can be tightly controlled which in turn allows field effect transistors with low Tinv (inverse of gate capacitance) mismatch.

Description

BACKGROUND
The subject matter of the present application relates to semiconductor devices of integrated circuits and their fabrication, particularly field effect transistors.
One of the ways proposed to improve performance in complementary metal oxide semiconductor (“CMOS”) technology integrated circuits is to provide a high dielectric constant, i.e., “high-k” gate dielectric layer, for n-type and p-type field effect transistors (“NFET” and “PFET” devices), and to form metal gates of the NFET and PFET devices.
However, differences in the workfunctions of NFET and PFET devices typically require different metal layers to be provided in the gates of respective N- or P-type transistors. Heretofore, methods for forming the gates of N- and P-type transistors have been cumbersome. Further improvements in the fabrication of N- and P-type transistors having metal gates can be made.
BRIEF DESCRIPTION OF THE DRAWINGS'
FIG. 1 is an illustrative flow chart of methods of embodiments of the present invention.
FIG. 2 is a sectional view illustrating a possible starting point of embodiments of the present invention.
FIG. 3 is a sectional view illustrating the formation of a high-k layer according to an embodiment of a method of the present invention.
FIG. 4 is a sectional view illustrating the formation of a blocking stack and lithographic stack according to an embodiment of a method of the present invention.
FIG. 5 is a sectional view illustrating of patterning the blocking stack and the lithographic stack according to an embodiment of a method of the present invention.
FIG. 6 is a sectional view illustrating of patterning the thinning the blocking stack according to an embodiment of a method of the present invention.
FIG. 7 is a sectional view illustrating the formation of a doping layer according to an embodiment of a method of the present invention.
FIG. 8 is a sectional view illustrating forming an annealing stack and the substrate post annealing according to an embodiment of a method of the present invention.
FIG. 9 is a sectional view illustrating the substrate after removing annealing, mask and doping layers according to an embodiment of a method of the present invention.
FIG. 10 is a sectional view illustrating the substrate after patterning a first work function metal stack according to an embodiment of a method of the present invention.
FIG. 11 is a sectional view illustrating the substrate after forming a second work function metal stack according to an embodiment of a method of the present invention.
FIG. 12 is a sectional view illustrating the substrate after filling openings according to an embodiment of a method of the present invention.
FIG. 13 is an illustrative flow chart of a method of a direct doping embodiment of the present invention.
FIG. 14 is a sectional view illustrating a possible starting point in an embodiment of a method of the present invention.
FIG. 15 is a sectional view illustrating the formation of a high-k layer according to an embodiment of a method of the present invention.
FIG. 16 is a sectional view illustrating the formation of a dopant layer according to an embodiment of a method of the present invention.
FIG. 17 is a sectional view illustrating the formation of a mask stack according to an embodiment of a method of the present invention.
FIG. 18 is a sectional view illustrating of patterning a lithographic stack according to an embodiment of a method of the present invention.
FIG. 19 is a sectional view illustrating of patterning the dopant layer according to an embodiment of a method of the present invention.
FIG. 20 is a sectional view illustrating of thinning the mask stack according to an embodiment of a method of the present invention.
FIG. 21 is a sectional view illustrating forming an annealing stack according to an embodiment of a method of the present invention.
FIG. 22 is a sectional view illustrating the substrate after annealing according to an embodiment of a method of the present invention.
FIG. 23 is a sectional view illustrating the substrate after removing annealing, mask and doping layers according to an embodiment of a method of the present invention.
FIG. 24 is a sectional view illustrating the substrate after patterning a first work function metal stack according to an embodiment of a method of the present invention.
FIG. 25 is a sectional view illustrating the substrate after forming a second work function metal stack according to an embodiment of a method of the present invention.
FIG. 26 is a sectional view illustrating the substrate after filling openings according to an embodiment of a method of the present invention.
 SUMMARY
The present invention improves performance in complementary metal oxide semiconductor (“CMOS”) technology integrated circuits by providing methods for doping the high dielectric constant, i.e., “high-k” gate dielectric layer, of an FET in a replacement metal gate integration scheme.
The present invention advantageously uses selective etching of multi-layered stacks containing a sacrificial film or controlled etching of single layered blocking stack to form high-k replacement metal gate structures made using soft metal mask without degradation of device properties of the transistors. The methods allow threshold differences to be created among different types of FETs or the same type of FET. Presented are doping methods using the stack as a buffer or blocking stack during doping. Another method is a direct doping method of the high-k using a multi-layered stack as a mask.
In one embodiment, herein referred to “embodiment A”, a blocking stack allows a replacement metal gate structure having one doped and one undoped high-k gate oxide to be formed in a first and second transistor, respectively. In the context of all the embodiments, the term “doping” refers to the incorporation of metal elements (such as, but not limited to, rare-earth elements like lanthanum) into the high-k gate dielectric film to change the effective work function of the transistor. The method uses a multi-layered blocking layer, which due to its multi-layers, may be initially thick and then later thinned. It is advantageous to have a thick layer when patterning using a soft mask to protect the underlying gate materials from damage during the soft-mask reactive ion etching (RIE) process. The patterning reveals the high-k material in a first FET which is to be doped and leaves the blocking stack on the second FET which is to remain undoped. After the soft mask patterning, the multi-layered blocking stack is thinned and a doping layer is formed everywhere. An anneal migrates dopant into the first high-k layer but the thinned blocking layer keeps the dopant away from the second FET's high-k layer. It is advantageous to have a thinned blocking layer during dopant drive-in to minimize the amount of dissolved oxygen in the TiN blocking layer that diffuses through the underlying gate materials during the high temperature anneal process to prevent adverse impact on Tinv (inverse of gate capacitance). The multi-layered stack may be thinned because the materials are able to be selectively removed with respect to each other and exposed high-k.
In a similar, alternate embodiment herein referred to as “embodiment B”, the mulit-layered stack is replaced by a single thick titanium nitride layer to allow a replacement metal gate structure having one doped and one undoped high-k gate oxide to be formed in a first and second transistor, respectively. The method uses a single layered blocking film, which may be initially thick and then later thinned. It is advantageous to have a thick layer when patterning using a soft mask. The patterning reveals the high-k material in a first FET which is to be doped and leaves the blocking stack on the second FET which is to remain undoped. After the soft mask patterning, the single layer blocking film is thinned by a controlled wet etch and a doping layer is formed everywhere. An anneal migrates dopant into the first high-k layer but the thinned blocking layer keeps the dopant away from the second FET's high-k layer. It is advantageous to have a thinned blocking layer during doping to prevent dissolved oxygen (which may have been in the upper portion of the thick blocking layer) from migrating to the high-k layer and adversely affecting Tivn (inverse of gate capacitance).
In a further embodiment herein referred to as “embodiment C” is, a substrate having a doped high-k in the first FET and an undoped high-k in the second FET region is made by a direct doping method. In this replacement gate integration scheme, in gate openings are formed in a dielectric layer over a first FET (future doped high-k FET) and a second FET (future undoped high-k FET). High-k layer(s) are formed in the openings. After words, a doping layer is formed directly on the high-k layer(s) followed by a multi-layered mask which is initially thick. The structure is patterned to remove the dopant and mask in the second FET region. The remaining mask on the first FET is thinned and an annealing stack is formed everywhere. An anneal migrates dopant into the high-k layer over the first FET region, but because there is no dopant layer above the second FET's high-k layer, it remains undoped. Subsequently, the annealing and doping stacks are removed and the work function metals are formed. Finally, the openings of the replacement metal gate first and second FETs are filled and planarized.
DETAILED DESCRIPTION Indirect Doping
FIG. 1 is a flow chart of embodiments A and B of the present invention of making one doped and one undoped FET using a multi-layered blocking stack (embodiment A) or a single layer blocking stack (embodiment B) in a soft mask replacement metal gate process. In step 10 a substrate having an N-FET region and a P-FET region is provided. Over the substrate is a dielectric layer having two openings, which preferably were made by removing a dummy gate. These openings will be over the N-FET or P-FET region of the substrate and depending high-k integration scheme, may expose the substrate (“high-k last” integration scheme), may expose an interfacial layer in contact with the substrate (“high-k last” integration scheme), or may expose a high-k dielectric previously formed over the substrate (“high-k first” integration scheme). These openings will contain the future high-k, metal gates of the FETs.
Still referring to FIG. 1, in step 20, a high-k layer is formed in the openings in a high-k last integration scheme. If a high-k first scheme is practiced, forming the high-k is skipped. Thus, in a high-k last embodiment, the high-k layer lines the sidewalls and the bottom of the openings whereas in a high-k first embodiment the high-k is only at the bottom of the opening because the high-k material was formed with the dummy gate.
In step 25, a blocking stack is formed over the substrate and the high-k layer. In embodiment A, a multi-layer blocking stack is used that will advantageously allow a blocking stack of different thicknesses to be formed and used during various steps in the process. Thus, as will explained later, the multi-layers allows the overall thickness of the blocking layer to be tuned depending upon the needs of that particular step of the process. The multi-layer approach, as will be shown later, also allows a thin blocking stack to be formed at some steps, thin stacks, without use of the multi-layer stack of this invention are which are often difficult to create. Alternatively, at step 25 in embodiment B, a single blocking layer (which is subsequently thinned) is formed rather than the multi-layered blocking stack.
Referring to step 30 of FIG. 1, the blocking stact is lithographically patterned so that it is removed from a first FET region but remains on a second FET region. As will be explained later, it is during lithographic patterning that it is important to have a thick blocking layer
Referring to step 40, a portion of the blocking stack in the second FET region is removed to leave a remaining, thin blocking layer in preparation for the anneal step in which a thin layer is advantageous, as will be explained later. In step 42, a doping stack is formed everywhere including over the thinned blocking layer.
Referring to step 50, an annealing stack is formed over both regions of the substrate and an anneal diffuses the dopant into the high-k layer of the unblocked first FET. Subsequently, in step 55 the annealing stack is removed. More layers, namely the doping stack and remaining thinned blocking layer, are removed in step 60.
In step 70, the work function metals are formed in the first and second FETs regions. Finally in step 90, the openings having high-k and respective work function metals and are filled with a conductive material and planarized to yield a first FET having a doped high-k material and a second FET having an undoped high-k material. The embodiments of FIG. 1 will now be described in more detail in conjunction with FIGS. 2-12.
FIG. 2 illustrates a structure which can represent a preliminary stage in the above described method, specifically, a cross-section of the substrate at the end of step 10. As illustrated in FIG. 1, is a semiconductor substrate 100 which may be a bulk single crystalline substrate a semiconductor on insulator substrate. The substrate 100 may be planar or have fins. The substrate has a first FET region 101 and second FET region 102. In some embodiments the first region 101 may be include active semiconductor region in which an n-type field effect transistor (“NFET”) is to be formed, while in some embodiments the second region 102 may include a second active semiconductor region in which a p-type field effect transistor (“PFET”) is to be formed. In other embodiments both regions contain the same type of FET (e.g. both NFET or both PFET). An isolation region may separate the first and second FET regions, but is omitted from the figures for simplicity purposes.
Continuing with FIG. 2, overlying the substrate 100 is dielectric layer 105. The dielectric layer may be a single composition or may include multitude of different dielectric materials and layers. In the dielectric layer are at least two openings over the first and second FET regions of the substrate. Here, in a version of a high-k last integration scheme, the openings reveal a previously formed interfacial layer 112. The interfacial layer may contain silicon and at least one of oxygen and nitrogen. In the substrate, on either side of the opening will be previously formed source (S) and drain (D) regions of the FETs. The source and drain regions may be, embedded in the substrate, raised from the substrate or both. The source and drain regions may or may not have silicide on them at this point in the process.
Thereafter, as shown in FIG. 3's high-k last embodiment, a high-k layer 115 can be formed overlying the interfacial layer 112 and in the first and second openings 110-1 and 110-2. Alternatively, interfacial layer 112 can be removed, and a new interfacial layer formed and/or high-k layer 115 can be formed in place of such layer. In one embodiment, the high-k layer 115 may include a high dielectric material having a dielectric constant greater than silicon dioxide and more preferably greater than silicon nitride. For example, the high-k layer 115 may include one or more of the following dielectric materials: hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, titanium oxide, tantalum oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. Typically, such layer may be deposited by chemical vapor deposition (CVD) or atomic layer deposition (ALD). The high-k layer 115 typically deposits onto all exposed surfaces, including lining the openings 110-1, 110-2 and overlying the first and second FET regions 101, 102, and onto the interfacial layer 112, when present within the gate openings.
Subsequently, as illustrated in FIG. 4 in accordance with an option of step 20, a multi-layered blocking layer 120 is formed over the substrate. The blocking layer includes three layers a first bottom blocking layer (A), a second middle blocking layer (B), and a third top blocking (C). In a preferred embodiment the first (bottom—A) and third (top—C) blocking layers may be titanium nitride while the second (middle—C) blocking layer is a lanthanum (La) containing material such as La or lanthanum oxide. As formed, the first (bottom—A) blocking layer may be from about 15 angstroms to 25 angstroms and ranges there between; the second (middle—B) blocking layer may be from about 5 angstroms to 15 angstroms and ranges there between; and the third (top—C) blocking layer may be from about 5 angstroms to 30 angstroms and ranges there between.
Alternatively, in accordance with embodiment B, the blocking layer 120 may be a single layer of titanium nitride which is thick enough to protect the substrate in the subsequent patterning steps. Preferably the single, thick blocking layer equal to or greater than about 25 angstroms.
Continuing with FIG. 4, a soft mask lithographic material 130 has been patterned over the substrate. Soft mask lithographic material may include one or more of the following: photoresist, an antireflective coating and an optical planarization layer (OPL) and preferably does not include a hard mask layer such as silicon dioxide or a metal hard mask. If the blocking layer were a single thin titanium nitride layer, the reactive ion etching process used to pattern the OPL would interact with the underlying high-k material of the unblocked gate (which in a future step will received a dopant to become a doped high-k FET, here the first FET) causing an increase in the interfacial layer 112 thickness which, in turn, undesirably increases the Tinv (inverse of gate capacitance). To solve this problem, in embodiment A a multi-layer blocking stack of step 20 is used whereas embodiment B uses a single thick TiN layer. As will be seen later, in each embodiment the blocking later can be later thinned. This allows the blocking layer to be initially thick to protect the high-k 115 and interfacial layers 112 during patterning of the lithographic material and later thinned which is advantageous for the dopant drive-in anneal.
Continuing with FIG. 4 and transitioning to FIG. 5, after the lithographic patterning (shown in FIG. 4) the original blocking layer 120 has fulfilled one of its purposes (protecting the substrate during patterning) and can now be thinned in order to prepare itself for its next purpose, namely to act a thin dopant diffusion barrier layer. First, with the lithographic material 130 patterned to expose the first FET region 101 of the substrate 100, the blocking layer 120 is removed from the first FET region 101 leaving the high-k layer 115 exposed in the first FET region 101 as depicted in FIG. 5.
Continuing with FIG. 5 and transitioning to FIG. 6, the lithographic material 130 is removed from the second FET region 102. Now, in accordance with embodiment A, the multi-layer blocking stack 120 may be thinned by removing the top two layers, namely third (top) blocking layer 120C (titanium nitride in a preferred embodiment) and second (middle) blocking layer 120B (a lanthanum containing layer in a preferred embodiment), thereby leaving the first (bottom) blocking layer 120A (titanium nitride) over the second FET region 102 of the substrate. The remaining first blocking layer 120A may now serve as a dopant diffusion barrier in subsequent steps. The thickness of the remaining blocking layer may be from about 15 angstroms to about 25 angstroms and ranges there between.
The thinning of embodiment A's multi-layer blocking 120 stack which takes place can occur because of the unexpected finding that the middle blocking layer 120B (preferably a La containing material) will etch readily in a hot peroxide solution when it is on silicon, but is etch resistant to the same chemistry when it is on titanium nitride (as in the preferred embodiment). By taking advantage of this unexpected phenomenon the multi-layer blocking stack is able to be both thick (when protecting the first FET region during OPL patterning) and thinned when functioning as a dopant barrier. Accordingly, a series of selective etches may be used to thin the blocking layer. For example, the top blocking layer 120C may be etched in peroxide while the middle blocking layer 120B is not etched (i.e. selective removal of the TiN relative to the middle layer sacrificial layer). Then the middle blocking layer 120B may be removed with chloride containing chemistry selectively with respect to the bottom blocking layer 120A to leave the thinned blocking layer 120A.
Turning to embodiment B, if the blocking layer remained a single thick titanium nitride layer then during a subsequent anneal, the inventors have discovered that dissolved oxygen in the titanium nitride may undesirably enter the high-k layer of the undoped FET (FET with blocking material overlying it, here, the second FET). There are two possible solutions of the dissolved oxygen problem of the single thick blocking layer. One is to use a silicon dioxide hard mask to prevent oxygen from entering the TiN blocking film. However, the hard mask approach is undesirable because after patterning, HF is used to remove the hard mask. HF will attack the high-k 115 layer. Another solution is to thin the single thick blocking layer thus removing the upper portions of the layer which contain the oxygen. Unfortunately, it can be difficult to reliably and repeatedly thin a single, thick TiN layer to thicknesses required during the anneal process. However, as practiced in embodiment B, the inventors have found a repeatable and controllable process (˜5-10 Angstrom/min removal rate and ranges there between) to achieve such thinning. Specifically, a titanium nitride blocking film can be etched in a solution of room temperature or colder aqueous ammonia hydroxide and an aqueous hydrogen peroxide (SC1) having 50:1.5 ratio. Note that a thinned remaining block layer will be referred to as 120A regardless if it is a remaining portion of a multi-layer stack or an initially thicker single layer blocking stack.
Turning to FIG. 7, a dopant film stack 140 is formed over the entire surface of the substrate. Thus, the dopant film stack lines the first FET region 101 opening 110-1 and is on the high-k layer 115 in the first opening. Meanwhile, in the second FET region 102, the dopant film stack 140 is over the remaining thinned blocking layer, namely the first (bottom) blocking layer 120A. In an embodiment in which the first FET region 101 is an NFET, the dopant stack may contain lanthanum, for example as elemental lanthanum or an oxide, or an n-dopant stack may contain some other rare earth dopant such as ytrrium which shifts the effective work function towards the conduction band-edge. The thickness of the dopant stack may be from about 1 {acute over (Å)} to about 10 {acute over (Å)} and ranges therebetween.
Referring to FIG. 8, in addition to a dopant stack 140, and annealing stack 142 may be placed on top of the dopant stack 140. In a preferred embodiment, the annealing stack 142 may have a bottom layer, a cap titanium nitride layer, followed by an amorphous silicon layer. The amorphous silicon layer function to block oxygen from reaching the high-k during the anneal which would adversely impact Tinv (increase). The cap titanium nitride layer functions to prevent the silicon from forming a silicide with the high-k layer 115 and/or dopant layer.
Still referring to FIG. 8, with the dopant stack 140 and annealing stacks 142 in place, the substrate 100 is annealed to drive the dopant into the high-k 115 of the first FET region 101. The anneal may be from about 800 C to about 1300 C and ranges therebetween. If the temperature is too low the dopants will not diffuse sufficiently into the high-k material 115 and there will be no shift in the threshold voltage of the first FET. If the temperature is too high, too much dopant moves close to the substrate 100 causing a change in crystallization of the high-k material which may lead to severe gate leakage. The anneal may be performed by a soak anneal (several seconds), spike/rapid thermal anneal (RTA) which is a few seconds, or a laser anneal (LSA) which is milliseconds. Typically, the anneal is performed in inert ambient such as nitrogen and/or argon.
Still referring to FIG. 8, the substrate 100 is shown after the anneal. Here, the dopant has moved into the high-k layer of the first region 101 to become the doped high-k 145. Preferably the dopant in the high-k is concentrated near the interfacial layer/high-k interface. Also, FIG. 8 a similar cross-hatching as the doped high-k 145 indicates that the top of the thinned, remaining blocking layer 120A may also absorb some dopant, but note that the dopant does not reach the high-k 115 in the second FET regions 102 which remains undoped.
Turning to FIG. 9, annealing stack 142, dopant stack 140 and the remaining thinned blocking layer 120A are removed. Removal is by a sequence of wets processes, typically involving ammonia based chemistry to remove silicon, peroxide and HCl and ammonia based chemistries (SC1, SC2) to remove the TiN and the dopant materials. Choice of chemistry is motivated by efficiency in removing these materials while retaining high selectivity to the high-k materials (doped 145 and undoped 115). Thus, FIG. 8 shows a doped high-k 145 in the first FET region 101, while the high-k 115 in the second FET region 102 remains undoped.
Referring to FIG. 10, a first work function metal stack 150 is formed everywhere and then patterned so that it only remains over the first FET region 101, including the doped high-k 145. In one embodiment, the first and second FET regions, 101 and 102, may be an opposite type FETs. Therefore, in an embodiment in which the first FET region 101 is an N-FET, the first work function metal stack may include one or more of a titanium nitride film and a film containing one or more of the following elements: titanium, aluminum and carbon to form a metallic film. The work function stack may include underlying barrier and/or overlying capping layers in addition to work function adjustment material.
Referring to FIG. 11, a further stage of fabrication in which a second work function metal stack 160 suitable for setting a workfunction for the second FET region 102, is formed everywhere. As shown in FIG. 11, the second work function stack 160 remains everywhere, but in an alternate embodiment, the second work function stack 160 may be patterned so it remains only in the second FET region 102 (a P-FET, continuing with the example from above). With respect to a P-FET example, suitable work function stack materials may include one or more layers of titanium nitride.
The preceding work function metal formation formed the first, here N-FET work function materials prior to the second work function metals, here P-FET. However, the order could be reversed as will be shown in conjunction with another embodiment.
Thereafter, referring to FIG. 12, further processing can be performed to complete the gates of the NFET and the PFET. Specifically, a fill stack 170 is formed in the openings and planarized. Fill stack 170 may include several layers including a metal seal layer, a wetting layer, and a seed layer and a bulk fill layer can be deposited. Not every layer is needed in all cases. In one embodiment, the wetting layer may be titanium nitride and the bulk fill layer can be tungsten. Specifically, in the example illustrated in FIG. 12, the second work function metal 160 serves two roles: it is a work function metal of the second FET region 102 and wetting layer prior to bulk fill of both FET regions 101 and 102.
Direct Doping Using Multi-Layered Mask
FIG. 13 is a flow chart of a method of making one doped and one undoped FET using a multi-layered mask. In step 10 a substrate having an N-FET region and a P-FET region is provided. Over the substrate is a dielectric layer having two openings, which preferably were made by removing a dummy gate. These openings will be over the N-FET or P-FET region of the substrate and depending high-k integration scheme, may expose the substrate (“high-k last” integration scheme), may expose an interfacial layer in contact with the substrate (“high-k last” integration scheme), or may expose a high-k dielectric previously formed over the substrate (“high-k first” integration scheme). These openings will contain the future high-k, metal gates of the FETs. The substrate may be planar or have fins.
Still referring to FIG. 13, in step 20, a high-k layer is formed in the openings in a high-k last integration scheme. If a high-k first scheme is practiced, forming the high-k is skipped. Thus, in a high-k last embodiment, the high-k layer lines the sidewalls and the bottom of the openings whereas in a high-k first embodiment the high-k is only at the bottom of the opening because the high-k material was formed with the dummy gate. In step 22, a doping layer is formed on the high-k material.
In step 25, a mask is formed over the substrate and the high-k layer. In one embodiment, a multi-layer mask is used that will advantageously allow a mask of different thicknesses to be formed and used during various steps in the process. Thus, as will explained later, the multi-layers allows the overall thickness of the hard mask layer to be tuned depending upon the needs of that particular step of the process. The multi-layer approach, as will be shown later, also allows a thin mask to be formed at some steps, thin stacks, without use of the multi-layer stack of this invention are often difficult to create.
Referring to step 30 of FIG. 13, the mask is lithographically patterned so that it is removed from a second FET region but remains on a first FET region. As will be explained later, it is during lithographic patterning that it is important to have a thick mask.
Referring to step 40, a portion of the mask in the first FET region is removed to leave a remaining, thin mask layer in preparation for the anneal step.
Referring to step 50, an annealing stack is formed over both regions of the substrate and an anneal diffuses the dopant into the high-k layer of the unblocked first FET. Subsequently, in step 55 the annealing stack is removed. More layers, namely the doping stack and remaining thinned hard mask layer, are removed in step 60.
In step 70, the work function metals are formed in the first and second FETs regions. Finally in step 90, the openings having high-k and respective work function metals and are filled with a conductive material and planarized to yield a first FET having a doped high-k material and a second FET having an undoped high-k material. The embodiments of FIG. 13 will now be described in more detail in conjunction with FIGS. 2-14.
FIG. 14 illustrates a structure which can represent a preliminary stage in the above described method, specifically, a cross-section of the substrate at the end of step 10. As illustrated in FIG. 13, is a semiconductor substrate 100 which may be a bulk single crystalline substrate a semiconductor on insulator substrate. The substrate 100 may be planar or have fins. The substrate has a first FET region 101 and second FET region 102. In some embodiments the first region 101 may be include active semiconductor region in which an n-type field effect transistor (“NFET”) is to be formed, while in some embodiments the second region 102 may include a second active semiconductor region in which a p-type field effect transistor (“PFET”) is to be formed. In other embodiments both regions contain the same type of FET (e.g. both NFET or both PFET). An isolation region may separate the first and second FET regions, but is omitted from the figures for simplicity purposes.
Continuing with FIG. 14, overlying the substrate 100 is dielectric layer 105. The dielectric layer may be a single composition or may include multitude of different dielectric materials and layers. In the dielectric layer are at least two openings over the first and second FET regions of the substrate. Here, a version of a high-k last integration scheme is illustrated, the openings reveal a previously formed interfacial layer 112. The interfacial layer may contain silicon and at least one of oxygen and nitrogen. In the substrate, on either side of the opening will be previously formed source (S) and drain (D) regions of the FETs. The source and drain regions may be, embedded in the substrate, raised from the substrate or both. The source and drain regions may or may not have silicide on them at this point in the process.
Thereafter, as shown in FIG. 15's high-k last embodiment, a high-k layer 115 can be formed overlying the interfacial layer 112 and in the first and second openings 110-1 and 110-2. Alternatively, interfacial layer 112 can be removed, and a new interfacial layer formed and/or high-k layer 115 can be formed in place of such layer. In one embodiment, the high-k layer 115 may include a high dielectric material having a dielectric constant greater than silicon dioxide and more preferably greater than silicon nitride. For example, the high-k layer 115 may include one or more of the following dielectric materials: hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, titanium oxide, tantalum oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. The layer may be deposited by chemical vapor deposition (CVD) or atomic layer deposition (ALD). The high-k layer 115 may form on all exposed surfaces, including lining the openings 110-1, 110-2 and overlying the first and second FET regions 101, 102, and on the interfacial layer 112, when present within the gate openings.
Referring to FIG. 16, a doping layer 140 is formed over the substrate. In an embodiment in which the first FET region 101 is an NFET, the dopant stack may contain lanthanum, for example as elemental lanthanum or an oxide, or an n-dopant stack may contain some other rare earth dopant such as yttrium which shifts the effective work function towards the conduction band-edge. The thickness of the dopant stack may be from about 1 {acute over (Å)} to about 10 {acute over (Å)} and ranges therebetween. In an embodiment in which the first FET region 101 is PFET, the dopant may include aluminum.
Subsequently, as illustrated in FIG. 17, a multi-layered mask 120 is formed over the substrate. For simplicity, in FIG. 17, the mask 120 is shown in one large layer, however, the mask is multi-layered and includes three layers a first bottom mask layer, a second middle mask layer, and a third top mask (one may also refer to FIG. 4, for an example in which a multi-layer structure is explicitly shown and is also appropriate in the present embodiment). In a preferred embodiment the first (bottom) and third (top) mask layers may be titanium nitride while the second (middle) mask layer is a lanthanum (La) containing material such as La or lanthanum oxide. As formed, the first (bottom) mask layer may be from about 15 {acute over (Å)} to 25 {acute over (Å)} and ranges there between; the second (middle) mask layer may be from about 5 {acute over (Å)} to 15 {acute over (Å)} and ranges there between; and the third (top) mask layer may be from about 5 {acute over (Å)} to 30 {acute over (Å)} and ranges there between.
Referring to FIG. 18, a lithographic material 130 has been patterned over the substrate. The lithographic material may include one or more of the following: photoresist, an antireflective coating and an optical planarization layer (OPL) and preferably does not include a mask layer such as silicon dioxide or a metal mask. Thus, the lithographic material 130 is preferably a stack of soft-mask materials. In a preferred embodiment, the OPL layer is directly on top of the multi-layered mask.
In the present invention, under the soft mask lithographic material 130, is the previously deposited multi-layer layer mask 120. If the mask layer 120 were a single thin titanium nitride layer (for example, less than 15 {acute over (Å)}), the reactive ion etching process used to pattern the OPL would interact with the underlying high-k material (particularly on the second FET region 102 in which there is no intervening dopant layer 140) causing an increase in the interfacial layer 112 thickness which, in turn, undesirably increases the Tinv (inverse of gate capacitance). To reduce the interaction of the soft mask removal and gate dielectric degradation, the current invention employs a multi-layer mask between the soft mask lithographic materials and the high-k. As will be seen later, the mask later can be later thinned. This allows the mask layer to be initially thick to protect the high-k 115 and interfacial layers 112 during patterning of the lithographic material and later thinned which is advantageous for the dopant drive-in anneal.
Continuing with FIG. 18 and transitioning to FIG. 19, after patterning the lithographic materials 130 in FIG. 18, the original multi-layer mask layer 120 has fulfilled one of its purposes (protecting the substrate during patterning) and can now be thinned in preparation for the subsequent high-k and dopant drive in anneal. First, with the lithographic material 130 patterned to expose the second FET region 102 of the substrate 100, the multi-layer mask layer 120 is removed from the second FET region 102 leaving the high-k layer 115 exposed in the second FET region 102 as depicted in FIG. 19
Continuing with FIG. 19 and transitioning to FIG. 20, the patterned lithographic material 130 is removed from the first FET region 101. Now, in accordance with one embodiment, the multi-layer mask 120 in the first FET region 101 may be thinned by removing the top two layers, namely third (top) mask layer (titanium nitride in a preferred embodiment) and second (middle) mask layer (a lanthanum containing layer in a preferred embodiment), thereby leaving the first (bottom) mask layer (titanium nitride in a preferred embodiment) over the first FET region 101 of the substrate. The remaining portion of the multi-layer hardmask will now be referred to as reference numeral 120A and is the first (bottom) layer of the original multi-layered hardmask. The thickness of the remaining mask layer 120A may be from about 15 angstroms to about 25 angstroms and ranges there between.
The thinning of the multi-layer mask 120 stack which takes place can occur because of the unexpected finding that the middle mask layer 120 (preferably a La containing material) will etch readily in a hot peroxide solution when it is on silicon, but is etch resistant to the same chemistry when it is on titanium nitride (as in the preferred embodiment). Thus, the top mask layer can be removed selective to the middle by using the hot peroxide solution. Then the middle mask layer can be removed selective to the bottom mask layer using a chlorine containing acid. By taking advantage of this unexpected phenomenon the multi-layer mask is able to be both thick (when protecting the first FET region during OPL patterning) and later thinned.
A multi-layered hardmask 120 which is subsequently thinned, is preferable to an original single thick titanium nitride mask layer because a single thick TiN layer has dissolved oxygen which accumulates due to the lithographic patterning and removal. During a subsequent anneal, the dissolved oxygen present in the titanium nitride may undesirably enter the high-k layer of the FET with mask material overlying it (here, the first FET). To solve the dissolved oxygen problem of the single thick mask layer, a silicon dioxide mask over the TiN may be used to prevent oxygen from entering the TiN mask film. However, the silicon dioxide mask approach is undesirable because after patterning, HF is used to remove silicon dioxide mask. HF will also attack the high-k 115 layer. Another solution of the dissolved oxygen in single thick TiN layer is to thin the single thick mask layer thus removing the upper portions of the layer which contain the oxygen. Unfortunately, it can be difficult to reliably and repeatedly thin a single, thick TiN layer. Thus, the solution of the present invention, using a multi-layered hardmask solves the dissolved oxygen problem, does not require an HF etch (thus preserving the high-k) and allows controllable removal of the multi-layered mask.
Referring to FIG. 21, an annealing stack 142 may be placed on top of the substrate. In particular, the annealing stack 142 is on the thinned layer 120A in the first FET region 101 and on the high-k 115 in the second FET region 102. In a preferred embodiment, the annealing stack 142 may have a bottom layer which may be referred to as a cap titanium nitride layer, followed by an amorphous silicon layer. The amorphous silicon layer function to block oxygen from reaching the high-k during the anneal which would adversely impact Tinv (increase). The cap titanium nitride layer functions to prevent the silicon from forming a silicide with the high-k layer 115 in the second FET region 102.
Referring to FIG. 22, with the dopant stack 140 and annealing stacks 142 in place, the substrate 100 is annealed to drive the dopant into the high-k 115 of the first FET region 101. The anneal may be from about 800 C to about 1300 C and ranges therebetween. If the temperature is too low the dopants will not diffuse sufficiently into the high-k material 115 and there will be no shift in the threshold voltage of the first FET. If the temperature is too high, too much dopant moves close to the substrate 100 causing a change in crystallization of the high-k material which may lead to severe gate leakage. The anneal may be performed by a soak anneal (several seconds), spike/rapid thermal anneal (RTA) which is a few seconds, or a laser anneal (LSA) which is milliseconds. Typically, the anneal is performed in inert ambient such as nitrogen and/or argon.
Still referring to FIG. 22, the substrate 100 is shown after the anneal. Here, the dopant has moved into the high-k layer of the first region 101 to become the doped high-k 145. Preferably the dopant in the high-k is concentrated near the interfacial layer/high-k interface. In the second FET regions 102, the high-k 115 remains undoped because the dopant layer was previously patterned and removed above the second FET region 102.
Turning to FIG. 23, annealing stack 142, dopant stack 140 and the remaining thinned mask layer 120A are removed. Removal is by a sequence of wets processes, typically involving ammonia based chemistry to remove silicon, peroxide and HCl and ammonia based chemistries (SC1, SC2) to remove the TiN and the dopant materials. Choice of chemistry is motivated by efficiency in removing these materials while retaining high selectivity to the high-k materials (doped 145 and undoped 115). Thus, FIG. 23 shows a doped high-k 145 in the first FET region 101, while the high-k 115 in the second FET region 102 remains undoped.
Referring to FIG. 24, a first work function metal stack 150 is formed everywhere and then patterned so that it only remains over the first FET region 101, including the doped high-k 145. In one embodiment, the first and second FET regions, 101 and 102, may be an opposite type FETs. Therefore, in an embodiment in which the first FET region 101 is an N-FET, the first work function metal stack may include one or more of a titanium nitride film and a film containing one or more of the following elements: titanium, aluminum and carbon to form a metallic film. The work function stack may include underlying barrier and/or overlying capping layers in addition to work function adjustment material.
Referring to FIG. 25, a further stage of fabrication in which a second work function metal stack 160 suitable for setting a workfunction for the second FET region 102, is formed everywhere. As shown in the embodiment of FIG. 13, the second work function metal stack remains in both the first and second FET regions, 101 and 102, respectively, however, alternate embodiments may remove the second work function 160 metal stack from the first FET region 101. When the second FET region 102 is a P-FET, suitable second work function stack 160 materials may include one or more layers of titanium nitride.
The preceding work function metal formation formed the first, here N-FET work function materials prior to the second work function metals, here P-FET. However, the order could be reversed.
Thereafter, referring to FIG. 26, further processing can be performed to complete the gates of the NFET and the PFET. Specifically, a fill stack 170 is formed in the openings and planarized. Fill stack 170 may include several layers including a metal seal layer, a wetting layer, and a seed layer and a bulk fill layer can be deposited. Not every layer is needed in all cases. In one embodiment, the wetting layer may be titanium nitride and the bulk fill layer can be tungsten. Specifically, in the example illustrated in FIG. 14, the second work function metal 160 serves two roles: it is a work function metal of the second FET region 102 and wetting layer prior to bulk fill of both FET regions 101 and 102.
While the invention of making doped and undoped FETs with a multi-layer mask has been described in accordance with certain preferred embodiments thereof, those skilled in the art will understand the many modifications and enhancements which can be made thereto without departing from the true scope and spirit of the invention, which is limited only by the claims appended below.

Claims (12)

The invention claimed is:
1. A method comprising:
forming a high-k layer lining both a first opening in first FET region of a substrate and lining a second opening in a second FET region of the substrate;
forming a blocking stack over the second FET region;
removing a portion of the blocking stack to leave a thinned remaining portion of the blocking stack over the second FET region;
forming a doping stack over both the first FET region and the second FET region, and annealing the substrate to form a doped high-k layer in the first FET region while the high-k layer of the second FET region remains undoped;
forming a first work function metal stack in the first opening of the first FET region;
forming a second work function metal stack in the second opening of the second FET region; and
filling the first opening and the second opening with a fill material.
2. The method of claim 1, wherein the blocking stack is a multi-layered blocking stack.
3. The method of claim 1, wherein the blocking stack includes a bottom layer, a middle layer, and a top layer.
4. The method of claim 3, wherein the bottom layer and the top layer are the same type of material.
5. The method of claim 4, wherein the bottom layer and the top layer are titanium nitride.
6. The method of claim 3, wherein the middle layer contains lanthanum.
7. The method of claim 3, wherein removing the portion of the blocking stack further comprises:
etching the top layer selectively to the middle layer using a peroxide containing solution to expose the middle layer; and
etching the exposed middle layer selective to the bottom layer to expose the bottom layer, wherein the exposed bottom layer has a thickness ranging from about 15 angstroms to about 25 angstroms.
8. The method of claim 1, wherein the blocking stack is a single layer.
9. The method of claim 1, wherein the blocking stack comprises titanium nitride.
10. The method of claim 9, wherein removing the portion of the blocking stack further comprises:
exposing the blocking stack to a solution comprising about a 50:1.5 aqueous solution of ammonium hydroxide and hydrogen peroxide at a temperature equal to or less than about 25 C.
11. The method of claim 9, wherein removing the portion of the blocking stack further comprises:
removing the portion of the blocking stack at a removal rate of about 5-10 angstroms per minute.
12. The method of claim 1, wherein forming the blocking stack over the second FET region further comprises:
forming the blocking stack over both the first FET region and the second FET region;
forming a soft mask lithography stack including an optical planarization layer;
exposing and developing the soft mask lithography stack; and
patterning the optical planarization layer to remove the optical planarization layer over the first FET region while the blocking stack protects the high-k layer in the first opening.
US15/058,309 2014-07-24 2016-03-02 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme Active US9721842B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US15/058,309 US9721842B2 (en) 2014-07-24 2016-03-02 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme
US15/232,895 US9824930B2 (en) 2014-07-24 2016-08-10 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/340,068 US9330938B2 (en) 2014-07-24 2014-07-24 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme
US14/919,796 US9472419B2 (en) 2014-07-24 2015-10-22 Method of patterning dopant films in high-K dielectrics in a soft mask integration scheme
US15/058,309 US9721842B2 (en) 2014-07-24 2016-03-02 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14/919,796 Continuation US9472419B2 (en) 2014-07-24 2015-10-22 Method of patterning dopant films in high-K dielectrics in a soft mask integration scheme

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/232,895 Continuation US9824930B2 (en) 2014-07-24 2016-08-10 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme

Publications (2)

Publication Number Publication Date
US20160190015A1 US20160190015A1 (en) 2016-06-30
US9721842B2 true US9721842B2 (en) 2017-08-01

Family

ID=55167300

Family Applications (4)

Application Number Title Priority Date Filing Date
US14/340,068 Active US9330938B2 (en) 2014-07-24 2014-07-24 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme
US14/919,796 Active US9472419B2 (en) 2014-07-24 2015-10-22 Method of patterning dopant films in high-K dielectrics in a soft mask integration scheme
US15/058,309 Active US9721842B2 (en) 2014-07-24 2016-03-02 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme
US15/232,895 Active US9824930B2 (en) 2014-07-24 2016-08-10 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US14/340,068 Active US9330938B2 (en) 2014-07-24 2014-07-24 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme
US14/919,796 Active US9472419B2 (en) 2014-07-24 2015-10-22 Method of patterning dopant films in high-K dielectrics in a soft mask integration scheme

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/232,895 Active US9824930B2 (en) 2014-07-24 2016-08-10 Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme

Country Status (1)

Country Link
US (4) US9330938B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11961895B2 (en) 2021-09-08 2024-04-16 International Business Machines Corporation Gate stacks with multiple high-κ dielectric layers

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9330938B2 (en) 2014-07-24 2016-05-03 International Business Machines Corporation Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme
US10510665B2 (en) * 2014-11-20 2019-12-17 Samsung Electronics Co., Ltd. Low-k dielectric pore sealant and metal-diffusion barrier formed by doping and method for forming the same
US9349652B1 (en) * 2014-12-12 2016-05-24 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming semiconductor device with different threshold voltages
US9356125B1 (en) * 2015-07-28 2016-05-31 United Microelectronics Corp. Manufacturing method of semiconductor structure
KR102350007B1 (en) * 2015-08-20 2022-01-10 삼성전자주식회사 Method for fabricating semiconductor device
WO2017073047A1 (en) * 2015-10-27 2017-05-04 パナソニックＩｐマネジメント株式会社 Semiconductor device
US20170269712A1 (en) * 2016-03-16 2017-09-21 Adtile Technologies Inc. Immersive virtual experience using a mobile communication device
CN107591437B (en) 2016-07-07 2020-03-10 中芯国际集成电路制造(上海)有限公司 Method for forming semiconductor device
CN107680938B (en) * 2016-08-01 2021-05-28 中芯国际集成电路制造(上海)有限公司 Manufacturing method of semiconductor device
CN108022874B (en) * 2016-10-31 2021-02-09 中芯国际集成电路制造(上海)有限公司 Method for manufacturing semiconductor device
US11114347B2 (en) * 2017-06-30 2021-09-07 Taiwan Semiconductor Manufacturing Co., Ltd. Self-protective layer formed on high-k dielectric layers with different materials
US10720516B2 (en) 2017-06-30 2020-07-21 Taiwan Semiconductor Manufacturing Company, Ltd. Gate stack structure and method for forming the same
US10665450B2 (en) * 2017-08-18 2020-05-26 Applied Materials, Inc. Methods and apparatus for doping engineering and threshold voltage tuning by integrated deposition of titanium nitride and aluminum films
KR102316293B1 (en) * 2017-09-18 2021-10-22 삼성전자주식회사 Semiconductor devices
CN109755108B (en) * 2017-11-07 2021-04-02 中芯国际集成电路制造(上海)有限公司 Method for manufacturing semiconductor device
US10804106B2 (en) 2018-02-21 2020-10-13 International Business Machines Corporation High temperature ultra-fast annealed soft mask for semiconductor devices
KR102481284B1 (en) * 2018-04-10 2022-12-27 삼성전자주식회사 A method of manufacturing semiconductor device
US10867864B2 (en) 2018-09-27 2020-12-15 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of manufacture
DE102018130833B4 (en) * 2018-09-27 2022-12-15 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and manufacturing method
CN109378271B (en) * 2018-10-22 2021-01-26 京东方科技集团股份有限公司 Patterned metal film layer, thin film transistor, and preparation method of display substrate
US10872826B2 (en) 2018-10-31 2020-12-22 Taiwan Semiconductor Manufacturing Company, Ltd. Fin field-effect transistor device and method
TWI685085B (en) 2019-02-26 2020-02-11 華邦電子股份有限公司 Memory device and method of manufacturing the same
US10535524B1 (en) * 2019-03-11 2020-01-14 Taiwan Semiconductor Manufacturing Company, Ltd. Tuning threshold voltage through meta stable plasma treatment
US11342188B2 (en) 2019-09-17 2022-05-24 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for doping high-k metal gates for tuning threshold voltages
CN113808998B (en) * 2020-06-16 2024-12-17 中芯国际集成电路制造(上海)有限公司 Method for forming semiconductor structure
US11557649B2 (en) * 2020-06-29 2023-01-17 Taiwan Semiconductor Manufacturing Co., Ltd. Method of manufacturing semiconductor devices and semiconductor devices
US11955485B2 (en) * 2020-06-29 2024-04-09 Taiwan Semiconductor Manufacturing Company, Ltd. Method of manufacturing semiconductor devices and semiconductor devices
EP4276894A4 (en) * 2021-01-11 2024-07-10 Changxin Memory Technologies, Inc. Method for manufacturing semiconductor structure, and semiconductor structure
US11978781B2 (en) * 2021-08-27 2024-05-07 Taiwan Semiconductor Manufacturing Co., Ltd. Partial metal grain size control to improve CMP loading effect
CN115881549B (en) * 2023-01-19 2023-05-09 合肥晶合集成电路股份有限公司 Method for manufacturing semiconductor structure and semiconductor structure

Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7838908B2 (en) 2009-01-26 2010-11-23 International Business Machines Corporation Semiconductor device having dual metal gates and method of manufacture
US20120061772A1 (en) 2010-09-11 2012-03-15 Dechao Guo Transistor having replacement metal gate and process for fabricating the same
US20120088358A1 (en) 2010-10-06 2012-04-12 Jong-Won Lee Methods of Forming Gates of Semiconductor Devices
US20120280288A1 (en) 2011-05-04 2012-11-08 International Business Machines Corporation Inversion thickness reduction in high-k gate stacks formed by replacement gate processes
US8309419B2 (en) 2009-02-04 2012-11-13 Freescale Semiconductor, Inc. CMOS integration with metal gate and doped high-K oxides
US8378498B2 (en) 2010-09-09 2013-02-19 International Business Machines Corporation Chip assembly with a coreless substrate employing a patterned adhesive layer
US20130049123A1 (en) 2011-08-23 2013-02-28 Globalfoundries Inc. Semiconductor Device with DRAM Word Lines and Gate Electrodes in Non-Memory Regions of the Device Comprised of a Metal, and Methods of Making Same
US20130082332A1 (en) 2011-09-30 2013-04-04 Globalfoundries Singapore Pte. Ltd. Method for forming n-type and p-type metal-oxide-semiconductor gates separately
US8420473B2 (en) 2010-12-06 2013-04-16 International Business Machines Corporation Replacement gate devices with barrier metal for simultaneous processing
US8445344B2 (en) 2009-06-30 2013-05-21 Globalfoundries Inc. Uniform high-k metal gate stacks by adjusting threshold voltage for sophisticated transistors by diffusing a metal species prior to gate patterning
US8450946B1 (en) 2011-02-07 2013-05-28 Universal Lighting Technologies, Inc. Zone addressing circuit for an electronic ballast
US20130161764A1 (en) 2010-11-17 2013-06-27 International Business Machines Corporation Replacement gate having work function at valence band edge
US20130187236A1 (en) 2012-01-20 2013-07-25 Globalfoundries Inc. Methods of Forming Replacement Gate Structures for Semiconductor Devices
US20130256802A1 (en) 2012-03-27 2013-10-03 International Business Machines Corporation Replacement Gate With Reduced Gate Leakage Current
US8581351B2 (en) 2011-01-14 2013-11-12 International Business Machines Corporation Replacement gate with reduced gate leakage current
US20140131808A1 (en) 2012-11-14 2014-05-15 Global Foundries Inc Replacement metal gate structure for cmos device
US20160027664A1 (en) 2014-07-24 2016-01-28 International Business Machines Corporation Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme
US20160086860A1 (en) 2014-09-24 2016-03-24 Globalfoundries Inc. Methods for making robust replacement metal gates and multi-threshold devices in a soft mask integration scheme
US20160104707A1 (en) 2014-10-14 2016-04-14 Globalfoundries Inc. Method and structure for transistors using gate stack dopants with minimal nitrogen penetration
US20160351453A1 (en) 2015-05-26 2016-12-01 Globalfoundries Inc. Method and structure for formation of replacement metal gate field effect transistors

Patent Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7838908B2 (en) 2009-01-26 2010-11-23 International Business Machines Corporation Semiconductor device having dual metal gates and method of manufacture
US8309419B2 (en) 2009-02-04 2012-11-13 Freescale Semiconductor, Inc. CMOS integration with metal gate and doped high-K oxides
US8445344B2 (en) 2009-06-30 2013-05-21 Globalfoundries Inc. Uniform high-k metal gate stacks by adjusting threshold voltage for sophisticated transistors by diffusing a metal species prior to gate patterning
US8378498B2 (en) 2010-09-09 2013-02-19 International Business Machines Corporation Chip assembly with a coreless substrate employing a patterned adhesive layer
US20120061772A1 (en) 2010-09-11 2012-03-15 Dechao Guo Transistor having replacement metal gate and process for fabricating the same
US20120088358A1 (en) 2010-10-06 2012-04-12 Jong-Won Lee Methods of Forming Gates of Semiconductor Devices
US20130161764A1 (en) 2010-11-17 2013-06-27 International Business Machines Corporation Replacement gate having work function at valence band edge
US8420473B2 (en) 2010-12-06 2013-04-16 International Business Machines Corporation Replacement gate devices with barrier metal for simultaneous processing
US8581351B2 (en) 2011-01-14 2013-11-12 International Business Machines Corporation Replacement gate with reduced gate leakage current
US8450946B1 (en) 2011-02-07 2013-05-28 Universal Lighting Technologies, Inc. Zone addressing circuit for an electronic ballast
US20120280288A1 (en) 2011-05-04 2012-11-08 International Business Machines Corporation Inversion thickness reduction in high-k gate stacks formed by replacement gate processes
US20130049123A1 (en) 2011-08-23 2013-02-28 Globalfoundries Inc. Semiconductor Device with DRAM Word Lines and Gate Electrodes in Non-Memory Regions of the Device Comprised of a Metal, and Methods of Making Same
US20130082332A1 (en) 2011-09-30 2013-04-04 Globalfoundries Singapore Pte. Ltd. Method for forming n-type and p-type metal-oxide-semiconductor gates separately
US20130187236A1 (en) 2012-01-20 2013-07-25 Globalfoundries Inc. Methods of Forming Replacement Gate Structures for Semiconductor Devices
US20130256802A1 (en) 2012-03-27 2013-10-03 International Business Machines Corporation Replacement Gate With Reduced Gate Leakage Current
US20140131808A1 (en) 2012-11-14 2014-05-15 Global Foundries Inc Replacement metal gate structure for cmos device
US20160027664A1 (en) 2014-07-24 2016-01-28 International Business Machines Corporation Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme
US20160049337A1 (en) 2014-07-24 2016-02-18 International Business Machines Corporation Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme
US20160086860A1 (en) 2014-09-24 2016-03-24 Globalfoundries Inc. Methods for making robust replacement metal gates and multi-threshold devices in a soft mask integration scheme
US20160104707A1 (en) 2014-10-14 2016-04-14 Globalfoundries Inc. Method and structure for transistors using gate stack dopants with minimal nitrogen penetration
US20160351453A1 (en) 2015-05-26 2016-12-01 Globalfoundries Inc. Method and structure for formation of replacement metal gate field effect transistors

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
IBM: List of IBM Patents or Patent Applications Treated as Related (Appendix P), Aug. 26, 2016, 2 pages.
IBM: List of IBM Patents or Patent Applications Treated as Related (Appendix P), Mar. 4, 2016 , 2 pages.
Pending U.S. Appl. No. 14/340,068, filed Jul. 24, 2014, entitled: "Method of Patterning Dopant Films in High-K Dielectrics in a Soft Mask Integration Scheme", 38 pages.
Pending U.S. Appl. No. 14/919,796, filed Oct. 22, 2015, entitled; "Method of Patterning Dopant Films in High-K Dielectrics in a Soft Mask Integration Scheme", 38 pages.
Pending U.S. Appl. No. 15/232,895, filed Aug. 10, 2016, entitled: "Method of Patterning Dopant Films in High-K Dielectrics in a Soft Mask Integration Scheme", 38 pages.

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11961895B2 (en) 2021-09-08 2024-04-16 International Business Machines Corporation Gate stacks with multiple high-κ dielectric layers

Also Published As

Publication number Publication date
US20160351452A1 (en) 2016-12-01
US9330938B2 (en) 2016-05-03
US20160190015A1 (en) 2016-06-30
US9472419B2 (en) 2016-10-18
US9824930B2 (en) 2017-11-21
US20160049337A1 (en) 2016-02-18
US20160027664A1 (en) 2016-01-28

Similar Documents

Publication Publication Date Title
US9721842B2 (en) Method of patterning dopant films in high-k dielectrics in a soft mask integration scheme
US8373219B2 (en) Method of fabricating a gate stack integration of complementary MOS device
US10170373B2 (en) Methods for making robust replacement metal gates and multi-threshold devices in a soft mask integration scheme
US9455203B2 (en) Low threshold voltage CMOS device
US8536654B2 (en) Structure and method for dual work function metal gate CMOS with selective capping
US10395993B2 (en) Methods and structure to form high K metal gate stack with single work-function metal
US9472638B2 (en) FinFETs with multiple threshold voltages
US9698269B2 (en) Conformal nitridation of one or more fin-type transistor layers
US20080076216A1 (en) Method to fabricate high-k/metal gate transistors using a double capping layer process
US7303983B2 (en) ALD gate electrode
KR101770476B1 (en) Semiconductor component and method for fabricating the same
JP2007208260A (en) CMOS semiconductor device with dual work function metal gate stack
CN111128890A (en) Metal gate formation method and formation structure thereof
JP2009152342A (en) Manufacturing method of semiconductor device
US9142414B2 (en) CMOS devices with metal gates and methods for forming the same
US8558321B2 (en) Semiconductor device having gate insulating film including high dielectric material
US7767512B2 (en) Methods of manufacturing a semiconductor device including CMOS transistor having different PMOS and NMOS gate electrode structures
CN108630538A (en) A kind of semiconductor devices and its manufacturing method and electronic device
TW202439406A (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ANDO, TAKASHI;JAGANNATHAN, HEMANTH;KANNAN, BALAJI;AND OTHERS;SIGNING DATES FROM 20140417 TO 20140717;REEL/FRAME:037870/0065

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8