US9668011B2 - Single chip set-top box system - Google Patents

Single chip set-top box system Download PDF

Info

Publication number
US9668011B2
US9668011B2 US09969212 US96921201A US9668011B2 US 9668011 B2 US9668011 B2 US 9668011B2 US 09969212 US09969212 US 09969212 US 96921201 A US96921201 A US 96921201A US 9668011 B2 US9668011 B2 US 9668011B2
Authority
US
Grant status
Grant
Patent type
Prior art keywords
video
data
system
audio
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US09969212
Other versions
US20020106018A1 (en )
Inventor
Lionel D'Luna
Francis Cheung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies General IP Singapore Pte Ltd
Original Assignee
Avago Technologies General IP Singapore Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television, VOD [Video On Demand]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41Structure of client; Structure of client peripherals
    • H04N21/426Characteristics of or Internal components of the client
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T9/00Image coding, e.g. from bit-mapped to non bit-mapped
    • G06T9/007Transform coding, e.g. discrete cosine transform
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14Display of multiple viewports
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/66Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission for reducing bandwidth of signals; for improving efficiency of transmission
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television, VOD [Video On Demand]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41Structure of client; Structure of client peripherals
    • H04N21/426Characteristics of or Internal components of the client
    • H04N21/42607Characteristics of or Internal components of the client for processing the incoming bitstream
    • H04N21/42615Characteristics of or Internal components of the client for processing the incoming bitstream involving specific demultiplexing arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television, VOD [Video On Demand]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network, synchronizing decoder's clock; Client middleware
    • H04N21/434Disassembling of a multiplex stream, e.g. demultiplexing audio and video streams, extraction of additional data from a video stream; Remultiplexing of multiplex streams; Extraction or processing of SI; Disassembling of packetised elementary stream
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television, VOD [Video On Demand]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network, synchronizing decoder's clock; Client middleware
    • H04N21/435Processing of additional data, e.g. decrypting of additional data, reconstructing software from modules extracted from the transport stream
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television, VOD [Video On Demand]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network, synchronizing decoder's clock; Client middleware
    • H04N21/438Interfacing the downstream path of the transmission network originating from a server, e.g. retrieving MPEG packets from an IP network
    • H04N21/4381Recovering the multiplex stream from a specific network, e.g. recovering MPEG packets from ATM cells
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television, VOD [Video On Demand]
    • H04N21/80Generation or processing of content or additional data by content creator independently of the distribution process; Content per se
    • H04N21/81Monomedia components thereof
    • H04N21/8146Monomedia components thereof involving graphical data, e.g. 3D object, 2D graphics
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry
    • H04N5/4401Receiver circuitry for the reception of a digital modulated video signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry
    • H04N5/445Receiver circuitry for displaying additional information
    • H04N5/44504Circuit details of the additional information generator, e.g. details of the character or graphics signal generator, overlay mixing circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/64Circuits for processing colour signals
    • H04N9/641Multi-purpose receivers, e.g. for auxiliary information
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0224Details of interlacing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00Aspects of display data processing
    • G09G2340/04Changes in size, position or resolution of an image
    • G09G2340/0407Resolution change, inclusive of the use of different resolutions for different screen areas
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00Aspects of display data processing
    • G09G2340/10Mixing of images, i.e. displayed pixel being the result of an operation, e.g. adding, on the corresponding input pixels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00Aspects of display data processing
    • G09G2340/12Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels
    • G09G2340/125Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels wherein one of the images is motion video
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00Aspects of the architecture of display systems
    • G09G2360/12Frame memory handling
    • G09G2360/125Frame memory handling using unified memory architecture [UMA]
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/06Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using colour palettes, e.g. look-up tables
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/12Synchronisation between the display unit and other units, e.g. other display units, video-disc players
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/22Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of characters or indicia using display control signals derived from coded signals representing the characters or indicia, e.g. with a character-code memory
    • G09G5/24Generation of individual character patterns
    • G09G5/28Generation of individual character patterns for enhancement of character form, e.g. smoothing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/34Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators for rolling or scrolling
    • G09G5/346Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators for rolling or scrolling for systems having a bit-mapped display memory
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry
    • H04N5/60Receiver circuitry for the sound signals
    • H04N5/602Receiver circuitry for the sound signals for digital sound signals

Abstract

A single chip set-top box system and method is provided. The system comprises, for example, a transceiver, an audio/video decoder, a CPU, peripherals, DAVIC MAC and a graphics processor. The transceiver receives a digitally modulated compressed audio/video signal, and the audio/video decoder receives the compressed audio/video signal from the transceiver and decompresses the compressed audio/video signal. The graphics processor blends the decompressed audio/video signal with graphics to generate a blended video image with audio.

Description

CROSS REFERENCE TO RELATED APPLICATIONS

This application is related to, and claims benefit of and priority from, Provisional Application No. 60/266,753 filed Feb. 5, 2001, titled “SINGLE CHIP SET-TOP BOX SYSTEM”, the complete subject matter of which is incorporated herein by reference in its entirety.

FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

[Not Applicable]

BACKGROUND OF THE INVENTION

One embodiment of the present invention relates generally to integrated circuits and systems, and more particularly to a set-top box system integrated on a single integrated circuit (IC) chip.

Conventional set-top boxes generally include a number of discrete and separate components. For example, a typical set-top box may include a transceiver, an MPEG-2 audio/video decoder, a graphics and video encoder and an analog video decoder implemented on separate integrated circuit (hereinafter referred to as “IC”) chips or systems. Integrating the functionality of these components on a single IC chip, reduces fabrication time, fabrication cost and maintenance cost.

Therefore, it is desirable to provide a set-top box on a single IC chip. It is further desirable to have the single IC chip set-top box perform multiple functions.

Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with the present invention as set forth in the remainder of the present application with reference to the drawings.

BRIEF SUMMARY OF THE INVENTION

In one embodiment of the present invention, a single chip set-top box system is provided. The single chip set-top box system includes a transceiver, a video decoder and a graphics processor. The transceiver is used to receive a compressed video signal. The video decoder is used to receive the compressed video signal from the transceiver and decompress it. The graphics processor is used to blend the decompressed video signal with graphics to generate a blended video image.

One embodiment of the present invention provides a single chip set-top box system including a transceiver, a video decoder and a graphics processor. The transceiver receives a compressed video signal while the video decoder decompresses the compressed video signal. The graphics processor blends the decompressed video signal with graphics to generate a blended video image.

One embodiment of the present invention includes a method of performing multiple functions on data using a single set-top box prior to displaying the data. The method acquires the data in first standard format. The acquired data in the first standard format is converted to data in a second standard format. The data in the second standard format is processed and displayed.

Other aspects, advantages and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings, wherein like numerals refer to like parts.

BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS

These and other aspects of the invention may be understood by reference to the following detailed description, taken in conjunction with the accompanying drawings, which are briefly described below.

FIG. 1 illustrates a block diagram of a single chip set-top box system according to one embodiment of the present invention;

FIG. 2 illustrates a more detailed block diagram of the single chip set-top box system according to one embodiment of the present invention;

FIG. 3 illustrates a block diagram of a QAM receiver according to one embodiment of the present invention;

FIG. 4 illustrates a list of enhancements made to the QAM receiver illustrated in FIG. 3 according to one embodiment of the present invention;

FIG. 5 illustrates a comparison of bit error rate between a QAM receiver according to one embodiment of the present invention and an earlier QAM receiver;

FIG. 6 illustrates a structure of an MPEG-2 Transport stream;

FIG. 7 illustrates a block diagram of a transport processor according to one embodiment of the present invention;

FIG. 8 illustrates a block diagram of an audio decoder according to one embodiment of the present invention;

FIG. 9 illustrates a block diagram of an audio decompression processor according to one embodiment of the present invention;

FIG. 10 illustrates a graph of measured audio performance according to one embodiment of the present invention;

FIG. 11 illustrates a block diagram of a video processor according to one embodiment of the present invention;

FIG. 12 illustrates a block diagram of graphics display architecture according to one embodiment of the present invention;

FIG. 13 illustrates a block diagram of a graphics compositor according to one embodiment of the present invention;

FIG. 14 illustrates a block diagram of video encoder architecture according to one embodiment of the present invention;

FIG. 15 illustrates a block diagram of an analog video decoder according to one embodiment of the present invention;

FIG. 16 illustrates a block diagram of a Digital Audio-Visual Council Media Access Controller according to one embodiment of the present invention;

FIG. 17 illustrates a block diagram of transceiver and access control device used with a set-top box according to one embodiment of the present invention;

FIG. 18 illustrates a flow chart for converting data and processing the data for display using a set-top box according to one embodiment of the present invention;

FIG. 19 illustrates a flow chart for determining if data for display is in a first or second format using a set-top box according to one embodiment of the present invention;

FIG. 20 illustrates a flow chart for determining the standard format the data is in using a set-top box according to one embodiment of the present invention; and

FIG. 21 illustrates a flow chart for determining if access control is required prior to processing data for display using a set-top box according to one embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 1 illustrates a block diagram of a single chip set-top box system, generally designated 10, according to one embodiment of the present invention. The single chip set-top box system 10 interfaces with RF devices 40 to receive audio, video, data and/or graphics content for display on a display device, such as, for example, a display device 50. The display device 50 may include, but is not limited to, one or more of high definition television (hereinafter referred to as “HDTV”), standard definition television (hereinafter referred to as “SDTV”), computer monitor, and the like. Video and graphics signals transmitted to the display device 50 may include, but are not limited to, RGB, NTSC, PAL, SECAM, ATSC, S-video, DVI-compatible as well as any other standard or non-standard video and/or graphics signals.

The single chip set-top box system 10 may receive audio, video, data and/or graphics content using any combination of available communication media such as, for example, cable, landline (e.g., PSTN, ISDN, DSL), Internet, satellite links, free space, wireless links and the like. The single chip set-top box system 10 may be coupled to a memory 30 to store data during audio, video, data and/or graphics processing. Additionally, the single chip set-top box system 10 may be coupled to a display panel 20 to display set-top box control and/or configuration information.

FIG. 2 illustrates a more detailed block diagram of one embodiment of single chip set-top box system 100, which may be similar to the set-top box system 10 illustrated in FIG. 1. The single chip set-top box system 100 includes a graphics processor 102, a transceiver 104, a MPEG-2 audio/video decoder 106, a Digital Audio-Visual Council (hereinafter referred to as “DAVIC”) Media Access Controller (hereinafter referred to as “MAC”) 108, peripherals 110, a memory controller 112, a central processing unit (hereinafter referred to as “CPU”) 114, audio digital-to-analog converters 116, a video encoder 118 and an analog audio/video decoder 120. It is also possible that graphics processor 102 may have an input from an external digital audio/video source. It is contemplated that, in one embodiment, transceiver 104 may be coupled to an access control device discussed in greater detail with respect to FIG. 17. In addition, the system 100 interfaces to all analog signals with on-chip analog to digital and digital to analog converters.

The CPU 114 may, for example, be a MIPS R3000 CPU or any other suitable CPU. The CPU 114 according to one embodiment includes a 4K instruction cache (I-cache), 4K data cache (D-cache), a DMA arbiter and external bus interfaces. The CPU in other embodiments may have bigger or smaller sized I-cache and/or D-cache. The CPU 114 runs at 81 MHz, for example, and coordinates various different functions and accommodates various application program interfaces (APIs) using operation system and software. In one embodiment the CPU 114 uses the 4K I-cache and 4K D-cache for communications with all the internal blocks via a 32-bit MIPS internal system bus. The CPU interfaces with external devices via a 16-bit external bus protocol running at 40.5 MHz, for example. It should be appreciated that the bus widths and/or the processing speeds may be different in other embodiments.

The transceiver 104 as illustrated includes a multi-function physical layer transceiver. The transceiver 104 may include one or more of an ITU-T J.83 transceiver, a 64/256-QAM receiver, a QPSK receiver, and a QPSK/16-QAM upstream transmitter. FIG. 3 illustrates a block diagram of the 64/256-QAM receiver according to an embodiment of the present invention discussed in greater detail below.

The transceiver 104 receives one or more MPEG-2 Transport streams as well as other transmitted contents from a cable or other communication media devices via a tuner/power amplifier 124. The transceiver 104 has enhancements including one or more of those listed in the table illustrated in FIG. 4. Due to these and/or other enhancements, the transceiver 104 is capable of achieving improved bit error rate (hereinafter referred to as “BER”) performance as illustrated in FIG. 5. The enhancements include doubling the feed-forward taps of an equalizer, increasing word-length precision in the filters and equalizer, and adding filtering in the tracking loops.

In one embodiment of the present invention, the MPEG-2 audio/video decoder 106 receives one or more MPEG-2 Transport streams from the transceiver 104 and also from DAVIC MAC 108 for MPEG layered on DAVIC. FIG. 6 illustrates one structure of a typical MPEG-2 Transport stream. The MPEG-2 Transport streams may include one or more in-band streams (high data rate streams such as audio or video data) and/or out-of-band streams (such as low data rate messaging communicated to or from the headend). It should be appreciated that in-band streams include, without limitation, such universal multi-standards as Annex A, Annex B or Annex C, while out-of-band streams include, without limitation, DAVIC, MPEG layered on DAVIC or straight MPEG.

The MPEG-2 audio/video decoder 106 preferably includes a transport processor, an audio decoder and a video processor, which may also be referred to as a video decoder. In one embodiment, the transport processor receives the MPEG-2 Transport streams. The MPEG-2 audio/video decoder 106 transmits video and graphics to the graphics processor 102 for processing. In other embodiments, the MPEG-2 audio/video decoder 106 may be used to decode audio, video and/or graphics in other data streams such as MPEG-1, MPEG-4 or other suitable MPEG or non-MPEG data streams.

The transport processor may perform one or more of, but not limited to, PID filtering, encrypting, decrypting and packet buffering of the received Transport streams. It should be appreciated that transport processor may be incorporated into the transceiver 104 or as a separate block as illustrated in FIG. 17. FIG. 7 illustrates a block diagram of a transport processor according to an embodiment of the present invention. The transport processor may also perform one or more of, but is not limited to, adaptation processing, PES filtering and section filtering as well as encryption and decryption. In one embodiment, the transport processor transmits private data to the memory controller 112.

The transport processor includes a complex state machine that accepts serial data up to 60 MBits/sec from the in-band receiver and up to 3 Mbits/sec from the out-of-band receiver simultaneously. The MPEG-2 transport parser and demultiplexer extracts and decrypts the MPEG-2 video data, Dolby Digital audio data, and PCR from the input in-band transport stream. It extracts PSI and generic PES data from the input in-band or out-of-band data stream. In one embodiment, the demultiplexer includes a generic data filter, a high speed data filter, a video data filter, and an audio data filter. The data transport demultiplexer is capable of demultiplexing 44 data PIDs from the in-band or out-of-band data stream, for example, and supports 32 section filters.

Stream requirements dictate parallel comparisons for the filters that result in a register programmable hardwired implementation under state-machine control. The backend of the transport demultiplexer 106 interfaces to the memory arbiter that controls the system memory at 81 MHz over a 32-bit bus. The transport module supports a DVB and DES descrambler. The DVB engine supports full and conformance modes. The DES engine supports electronic code book and cipher block chaining modes with selectable residue termination modes of partial block unscrambled, residual block termination, and cipher-text stealing. This cryptosystem together with two on-chip smart card interfaces are used for conditional access control.

In one embodiment, the transport processor transmits decrypted Transport stream to the audio decoder and the video processor for audio and video decoding, respectively. The audio decoder and the video processor are included in the MPEG-2 audio/video decoder 106 in this embodiment.

FIG. 8 illustrates a block diagram of the audio decoder according to an embodiment of the present invention. The audio decoder, in this embodiment, includes a Musicam and Dolby Digital 5.1 channel audio decoder. The audio decoder may be implemented as several discrete hard-wired processing functions or as firmware (e.g., programmable ASIC) or as software (e.g., programmed in a processor).

The audio decoder includes an audio decompression processor. FIG. 9 illustrates a block diagram of the audio decompression processor according to an embodiment of the present invention. The audio decompression processor includes five modules which carry out the decoding process: sync and demux unit, sample expansion unit, coefficient denormalization unit, inverse transform unit, and output processing unit. The output PCM audio can interface with a 3-D audio engine and can be output either digitally over an SPDIF interface or in analog mode through a two-channel audio DAC. FIG. 10 illustrates graphs of measured audio performance.

FIG. 11 illustrates a block diagram of a video processor 1110 according to an embodiment of the present invention. The illustrated video processor parses and decodes the compressed video bit stream into a CCIR 656 standard digital output. In other embodiments, the video processor may format the compressed video bit stream into other types of analog and/or digital output. The video processor 1110 may include one or more of the following components to process video: a video buffer control block, a video syntax parser block 1114 for start code detection, a Huffman decoder block 1116 for fixed and variable length decoding, an inverse quantizer block 1118, the inverse discrete cosine transform (hereinafter referred to as “IDCT”) block 1120, a memory manager block 1122, and a video reconstruction block for motion compensation and interpolation.

The graphics processor 102 may also be referred to as a graphics engine. FIG. 12 illustrates graphics display architecture according to an embodiment of the present invention. The graphics processor 102 receives video and/or graphics from the analog video decoder 120 and/or the MPEG-2 audio/video decoder. The graphics processor 102 may convert the video and/or graphics formats to blend them together prior to providing them to the video encoder 118.

The graphics processor 102 accepts or receives decoded MPEG and/or analog video and performs professional quality compositing of text and graphics with video. The graphics processor may be implemented in hardware, firmware (e.g., programmable ASIC) and/or software, or any combination thereof. The graphics processor used may be similar to corresponding devices disclosed in U.S. patent application Ser. No. 09/437,208, filed Nov. 9, 1999 and entitled “Graphics Display System” and U.S. patent application Ser. No. 09/641,374, filed Aug. 18, 2000 and entitled “Video, Audio and Graphics Decode, Composite and Display System,” the contents of both of which are hereby incorporated by reference in full.

FIG. 13 illustrates a block diagram of a graphics compositor according to an embodiment of the present invention. The graphics processor preferably supports a variety of RGB, YUV and CLUT pixel formats, with one or more video/graphics surfaces having their own alpha blend factor. The graphics processor 102, in one embodiment, uses unified memory architecture that is controlled by a SDRAM arbiter and controller. Text rendition may be enhanced with the use of anti-aliasing and anti-flutter filters, which reduce the flutter effect that is inherent with the interlaced display of high resolution text and imagery while at the same time not affecting the display of normal or scaled live video, which is meant for interlaced display.

The video encoder 118 encodes and transmits the blended video and graphics to television for display via interface filters 122. FIG. 14 illustrates video encoder architecture according to an embodiment of the present invention. The video encoder 118 is capable of taking a CCIR-656 stream and displaying analog NTSC or PAL video in composite, S-Video and RGB formats with copy protection. In other embodiments, video encoder may be capable of displaying video streams in other formats. The video encoder 118 preferably generates the complete NTSC/PAL timebase with color-burst, de-multiplexes the input stream (e.g., 4:2:2, 4:4:4 or other multiplexed format), incorporates luminance and chrominance filters, modulates the chrominance, and combines signals for the appropriate display format through four, for example, on-chip video digital to analog converters (hereinafter referred to as “DACs”).

In addition, graphics processor 106 can generate special effects sounds which are sent to decoder 106, and which are then mixed with the audio and sent to audio DACs 116. The audio DACs 116 digital-to-analog converts the received audio stream and transmits it to the television via the interface filters 122.

In one embodiment, the analog audio/video decoder 120 receives analog audio/video from cable via the tuner/power amplifier 124. FIG. 15 illustrates a block diagram of an audio/video decoder according to an embodiment of the present invention. The analog audio/video decoder digitizes the analog audio/video signal, which is provided or communicated to the graphics processor 102 for processing. The analog audio/video decoder 120 digitizes the analog audio/video, separates luminance and chroma using an adaptive 3-line comb filter for maximum quality, and has a robust synchronization mechanism including a time base corrector to adapt to a wide variety of noisy signal conditions.

The DAVIC MAC 108 complies with one or more Digital Audio-Visual Council specifications. FIG. 16 illustrates a block diagram of a DAVIC MAC according to an embodiment of the present invention. The DAVIC MAC 108 includes downstream and upstream processors for the out-of-band channel. The downstream processor receives error corrected ATM cells at up to 3.088 Mbits/sec and incorporates three virtual channel/path identifier (VCI/VPI) filters for IP encapsulated and generic data, and one channel for MAC messages. The DAVIC MAC 108 preferably supports length, CRC check and re-assembly, address filtering and checksum. Data storage and retrieval are performed through DMA channels to the external SDRAM. The upstream processor manages time slots, adjusts for upstream delays and automatically transmits on contention, ranging, reserved and fixed slots. The DAVIC MAC performs automatic ATM cell encapsulation, generating the header with error correction trailers. The DAVIC MAC is also capable of extracting MPEG layered on ATM protocols and sending it to the transport processor.

The peripherals 110 are used to interface with other devices and/or the user. The peripherals 110 may include one or more of UARTs, InfraRed (IR) remote control, IR keyboard, and the like.

The single chip set-top box system may include a QAM in-band receiver. The in-band receiver preferably samples a 2-8 MHz signal spectrum centered on a 36-44 MHz carrier frequency as delivered by common television tuners. The analog to digital converter (hereinafter referred to as “ADC”) is preceded by a programmable gain amplifier (hereinafter referred to as “PGA”) which provides 0-20 dB of signal gain before input to the sample-and-hold (hereafter referred to as “S/H”) circuit in the ADC. The signal level at the input to the PGA may be set to 2.0 Vpp differential. The QAM in-band receiver may have different characteristics in different embodiments. The single chip set-top box system may also include a 10-bit ADC that is shared between the QAM in-band receiver and the on-chip analog video decoder (hereinafter referred to as “VDEC”) used for an analog input channel.

The QAM in-band receiver may include a 4/16/32/64/128/256/1024-QAM, 1-7 MBaud variable rate demodulator. The in-band demodulater may include a quadrature mixer and multi-rate filters 320A and B which may convert the over-sampled IF data stream to a baseband complex data stream which is sampled in both frequency and phase, under the control of a clock recovery loop. The I and Q baseband signals may then be filtered by dual square-root Nyquist filters 322A & B which may accommodate roll-off factors of approximately 12-18% for various ITU-A and B applications. The outputs of these filters preferably are fed to a phase recovery and adaptive equalization block, which may also be referred to as an equalizer.

In the cable environment, there exists a possibility of narrowband co-channel interference caused by intermodulation products from analog cable television (hereinafter referred to as “CATV”) channels. The in-band receiver may contain an adaptive filter 324 which places notches in the frequency spectrum at the locations of these subcarriers.

While the square-root Nyquist filters 324 may reduce inter-symbol interference (ISI), ISI may exist due to imperfect channel characteristics. A 40-tap decision feedback equalizer (hereinafter referred to as “DFE”) 326 with 1-16 feedforward taps and 4-24 feedback taps may be included in the QAM receiver to reduce or remove the ISI generated by coaxial cable and/or wireless cable channels. The equalizer coefficients may, for example, be updated every baud cycle for fast convergence. Blind convergence algorithms may facilitate equalizer acquisition. In addition to adaptive equalization, the equalizer may also perform phase recovery on equalized constellation points by using a quadrature synthesizer and complex mixer under the control of a feedback loop 328 to track out instantaneous phase offsets such as those caused by tuner microphonics.

The single chip set-top box system may support two or more distinct forward error correction methods. In a first method, the FEC may be performed in accordance with ITU-T J.83 Annex A/C standard, which may also be referred to as DVB or DAVIC standard. In a second method, ITU-T J.83 Annex B standard, which may also be referred to as DigiCipher II, MCNS, or SCTE DVS-031, may be used.

The first method preferably includes four layers: frame synchronization, convolutional de-interleaving, Reed-Solomon (hereinafter referred to as “RS”) error correction and de-randomization. During frame synchronization, MPEG framed data streams are recovered. The characteristics of the frame synchronization acquisition may be set via a control interface. The convolutional de-interleaving may be programmable. The interleaving depth I may be programmable from I=1-204 with M=204/I for example. Control may be supplied for an off-chip RAM that may be used for de-interleaving. In other embodiments, the single chip set-top box system may include on-chip RAM for de-interleaving.

The RS error correction (i.e., decoding) according to an embodiment of the present invention uses a t=8, (n,k)=(204,188) shortened RS code derived from the (255,239) code defined by a generator polynomial: g(x)=(x+a0)(x+aI) . . . (x+a15) and a primitive polynomial: p(x)=x8+x4+x3+x2+1. De-randomization of the data stream is performed to undo the energy dispersal function inserted at the encoder. In one embodiment, the de-randomizer is synchronized to the inverted sync byte, and is based on a linear feedback shift register with a generator polynomial: I+x14+x15. The output preferably includes MPEG-2 serial data, packet sync, and a data clock. The FEC block preferably signals the case of an uncorrectable error by setting a Transport Error Indicator (hereinafter referred to as “TEI”) flag (when enabled) in the MPEG-2 stream.

The second method preferably includes 5 layers: trellis decoding, de-randomization, de-interleaving, RS decoding and checksum decoding. This use of a concatenated coding scheme along with interleaving may provide approximately 2 dB superior coding gain over the first method in a Gaussian noise environment. The trellis decoding preferably operates on soft decisions from the in-band receiver and decodes these via an effective rate 14/15 decoder for 64-QAM and rate 19/20 decoder for 256-QAM. In other embodiments, forward error correction (FEC) may be defined for other QAM constellations.

De-randomization of the data stream preferably is performed to undo the energy dispersal function inserted at the encoder. This de-randomizer preferably is synchronized to a super frame, and is based on a linear feedback shift register (LFSR) with a generator polynomial: x3+x+a3. The characteristics of the super frame synchronization acquisition and retention may be set via a control interface. In the second method, the FEC may include programmable convolutional de-interleaving. The interleaving depth (I,J) preferably is programmable. In one embodiment, off-chip RAM is used during de-interleaving. In other embodiments, an on-chip RAM may be used during de-interleaving.

The RS decoding is performed using a t=3, (n,k)=(128,122) extended RS code defined by a generator polynomial: (x+a)(x+a2) . . . (x+a3) and a primitive polynomial: p(x)=x7+x3+1. In one embodiment, the checksum decoding performed based on an LFSR. The use of the checksum enables errored MPEG packets to be flagged with little probability of failure. The output may include one or more of MPEG-2 serial data, packet sync, and a data clock. The FEC block 326 signals the case of an uncorrectable error by setting the Transport Error Indicator (hereinafter referred to as “TEI”) flag in the MPEG-2 stream. The checksum decoding may be bypassed in some embodiments.

The in-band receiver according to an embodiment of the present invention has provisions for at least two automatic gain control loops (hereinafter referred to as “AGC”). A first loop preferably is closed locally at the PGA and is referred to as the inner loop or simply the AGC loop. A second loop preferably is closed at the tuner and is referred to as the outer loop or the delayed-AGC loop. The complete gain control task in one embodiment is divided between the two loops. Each loop includes a power estimate, a threshold comparison and a first order loop filter. The filter output preferably is used to control the PGA gain in the case of the inner loop and is communicated into a sigma-delta modulator for the creation of an analog control voltage in the case of the outer loop. The gain of each loop may be set via a control interface.

One embodiment of the single chip set-top box system may include a baud recovery loop. The baud recovery loop may include a timing error discriminant, a loop filter and a digital timing recovery block which preferably controls a digital re-sampler. Re-sampling the signal may eliminate the need to pull the crystal and may enable demodulation of a wide range of baud rates. The timing error discriminant may output a new value each baud, which may be filtered by a digital integral-plus-proportional lowpass filter, featuring programmable coefficients. The loop integrator may be read for loop monitoring or written for direct control. The upper bits of the loop filter may be applied to a digitally controlled frequency synthesizer which may allow the baud rate to be varied from 1 to 7 Mbaud.

One embodiment of the single chip set-top box system may include an in-band carrier/de-rotator loop. The carrier/de-rotator loop may include a high-speed all-digital phase/frequency de-rotator circuit capable of tracking out relatively large amounts of frequency offsets and phase noise such as those contributed by conventional tuners. The loop may use a decision directed phase discriminant to estimate the angle and direction for phase/frequency compensation. The loop may be filtered by an integral plus proportional filter, in which the integrator and linear coefficients of the filter may be programmable to provide means of setting the bandwidth of the loop. The upper bits of the loop filter may be used to control the complex de-rotator, providing phase resolution of 0.088 degrees. The integrator may be read for loop monitoring and may be directly written. The carrier/de-rotator loop may be frozen or reset, independently of other synchronization loops.

The receiver may provide an on-chip voltage controlled oscillator (hereinafter referred to as “VCO”) referenced to a single off-chip crystal which may provide chip clocks used. In addition, a spare delta-sigma digital-to-analog converter (“DAC”) may be provided for optionally setting external DC voltages for controlling VCOs and/or AGC amplifiers. The interface between the in-band FEC and the conditional access may be provided using one or more pins of the single chip set-top box system.

The out-of-band receiver in one embodiment of the single chip set-top box system may contain a frequency agile local oscillator (hereinafter referred to as “LO”) which may be used with an external mixer to down convert any channel in the approximately 70-130 MHz frequency range to a SAW centered IF. The desired channel may then be sub-sampled by a 6-bit ADC at a rate that preferably is more than 4× the symbol rate. The step size of the LO may be 10 KHz. In other embodiments, other frequencies, other resolution ADC and other step sizes may be used.

The single chip set-top box system, in one embodiment may include an out-of-band QPSK demodulator. The out-of-band QPSK demodulator receives an IF sampled input from the ADC and down converts it to baseband with a full quadrature mixer driven by the carrier recovery loop. The resulting true-baseband data stream is resampled under the control of the clock recovery loop to produce a data stream which is sampled in both frequency and phase. The I and Q baseband signals may then be filtered by dual square-root Nyquist filters which may accommodate roll-off factors of approximately 30 to 50%.

The single chip set-top box system may include an out-of-band adaptive equalizer. In one embodiment, the adaptive equalizer provides a 4-tap decision feedback equalizer (hereinafter referred to as “DFE”) with 2 feedforward taps and 2 feedback taps, which may be sufficient to remove the ISI generated by coaxial cable channels including a wide variety of impairments such as unterminated stubs. The equalizer coefficients may be updated every baud cycle for fast convergence.

In one embodiment, the single chip set-top box system may include an out-of-band FEC block. The out-of-band FEC block may include 4 layers: frame synchronization, de-intedeaving, RS decoding, and de-randomization. These layers may be programmable to handle both the DigiCipher II and DAVIC out-of-band FEC specifications. The DAVIC code may include a T=1(55,53) RS code and the DigiCipher II may include a T=1(96,94) RS code.

The out-of-band receiver in one embodiment the single chip set-top box system may have provisions from two automatic gain control loops (hereinafter referred to as “AGC:). The first loop may be closed locally at the PGA and may be referred to as the inner IF loop or simply the AGC loop. The second loop may be closed at the tuner and may be referred to as the outer tuner loop or the delayed-AGC loop. The complete gain control task may be divided between the two loops. Each loop may include a power estimate, a threshold comparison and a first order loop filter. The filter output may be used to directly control the 6-bit PGA gain in the case of the inner loop and may be fed into a sigma-delta modulator for the creation of an analog control voltage in the case of the outer loop. The gain of each loop may be set via a control interface.

The single chip set-top box system may, in one embodiment, include an out-of-band baud loop. The baud recovery loop may include a timing error discriminant, a loop filter and a digital timing recovery block which may control a digital resampler. The timing error discriminant outputs a new value each baud, which may be filtered by a digital integral-plus-proportional lowpass filter, which may feature programmable coefficients. The loop integrator may be read for loop monitoring or written for direct control. The upper bits of the loop filter may be applied to a digitally controlled frequency synthesizer, enabling the baud rate to be varied over the range of approximately 0.772 to 1.544 Mbaud. This loop may be frozen or reset, independently of other synchronization loops. In other embodiments, the baud rate may be varied over other ranges.

In one embodiment, the single chip set-top box system may include an out-of-band carrier loop. The out-of-band carrier loop may include an all-digital loop, which may use a decision directed phase discriminant to estimate the angle and direction for frequency/phase compensation. The loop may be filtered by an integral plus proportional filter, in which the integrator and linear coefficients of the filter may be programmable 2's-complement numbers. These may provide means of setting the bandwidth of the loop. The output of the loop filter may be used to control the complex derotator. The integrator may be read for loop monitoring and/or directly written. This loop may be frozen or reset, independently of the other two out-of-band synchronization loops.

The single chip set-top box system may include in-band and/or out-of-band signal-to-noise ratio (hereinafter referred to as “SNR”) estimators. The SNR estimators may continuously monitor the SNR on the two channels. The SNR estimators may include lossy accumulators which may maintain a running average estimate of the magnitude of the error signals over past cycles on both the in-band and out-of-band channels. These estimates may be read directly, and/or used to indicate a loss or gain of lock by comparing to two programmable thresholds. The results of these comparisons may be used to generate maskable interrupts. The time constant of the SNR estimators may be programmed to one of four possible values.

One embodiment of the single chip set-top box system may include an out-of-band interface to transport. The output of the out-of-band FEC may either be a DigiCipher II serial stream or a DAVIC stream with appropriate DAVIC controls. In the case of DigiCipher II, the clock, data and sync signals may interface to the on-chip transport demultiplexer. In the DAVIC case, the signals interface with the on-chip DAVIC MAC. In other embodiments, an external MAC device may be used and appropriate interfaces may be provided. The single chip set-top box system may include an out-of-band POD interface. Clock and serial data may be output before or after forward error correction (FEC). The QPSK data prior to FEC may be used to interface to an external ASIC for POD use. In this case, no POD specific processing may be done on-chip. The QPSK data before or after FEC may also be used for performance monitoring.

The single chip set-top box system may provide a Starvue, MCNS, DAVIC compatible 4/16-QAM upstream burst FEC encoder and modulator. A 1 KB burst FIFO buffer may be used to provide input data rate de-coupling. The FEC encoder may include a programmable randomizer and programmable RS encoder. The FEC encoder may also include a programmable preamble prepend, programmable symbol mapper, and a programmable transmitter pre-equalizer. The modulator may, for example, include dual square-root raised cosine filters with programmable excess bandwidth, a=0.25 or a=0.50 for example, interpolation filters, and a digital upconverter which may translate the shaped pulse to a digitally tunable IF center frequency. A 10-bit DAC then may be used to convert this signal to an analog waveform with programmable output power levels. The step size for the output power levels may be 0.4 dB up to 25 dB in one embodiment. The upstream transmitter preferably is supplied with serial data either internally (from the Upstream DMA) or externally from an external DAVIC MAC interfacing to its pins. The upstream transmitter preferably has a capability to bypass its front end and accept I,Q QPSK symbols directly from pins to interface to a POD.

The single chip set-top box system may include a burst FIFO buffer. Data to be transmitted may be first placed in a 1 KB burst FIFO buffer. This FIFO preferably de-couples the input data rate from the transmission data rate. This dual-access buffer enables data to be input while a burst is being transmitted.

The FEC included in the single chip set-top box system in one embodiment uses a block coding scheme to provide coding gain to combat both Gaussian noise and impulse errors. The FEC may include the following layers: a randomization layer and a Reed-Solomon layer. The randomization layer may be used to randomize the data to the modem, providing an even distribution of symbols in the constellation, which may enable the modem to maintain proper lock. The generator polynomial and initial seed may be programmable to 23 bits. Also, the randomizer may be programmable to be either frame-synchronizing or self-synchronizing. The parallel-to-serial conversion of bytes entering the randomizer and serial-to-parallel conversion of bits leaving the randomizer may be programmed to be MSB or LSB first for example. The RS encoder may be over GF(256) and may be programmable to correct from 0 to 10 symbol errors within an RS block. The FEC may be configured to have the randomizer located either before or after the RS encoder. The randomizer and RS encoder produce block codewords which may be passed to the preamble prepend and symbol mapping block.

A programmable length preamble of up to 1024 bits may in one embodiment of the present invention be prepended to the data stream following the FEC encoder. The value of the preamble may also be programmed through control registers. A π/4 DQPSK/QPSK/QAM symbol mapper may be used to support π/4 DQPSK, QPSK and 16-QAM modulation formats. Other modulation formats may be supported in other embodiments. The modulation may also include differential or non-differential encoding. The single chip set-top box system may contain a programmable transmitter pre-equalizer which may be used to cancel ISI.

The single chip set-top box upstream transmission system may include dual square-root Nyquist filters. The modulator may take the output from the symbol mapping block and spectrally shape the data using the dual square-root Nyquist filters, with programmable excess bandwidth, alpha=0.25-0.5 for example. The maximum passband ripple of these filters may be less than 0.05 dB for example and the minimum stopband attenuation may be greater than 60.0 dB for example. The filters may have other characteristics in other embodiments.

One embodiment of the single chip set-top box upstream transmission system may include variable interpolation filters, which may follow the pulse shaping filters. The variable interpolation filters may interpolate the signal up to the sample rate. These filters may maintain the fidelity of the signal at the output of the shaping filters with no appreciable degradation of the overall responses. The output of the spectral shaping filters may be modulated onto quadrature carriers by a digitally tunable frequency synthesizer. This enables the spectrum to be centered on a programmable IF frequency of up to ½ of the sampling rate. A 10-bit DAC may be provided on-chip to convert the digital shaped output data burst to an analog waveform. The DAC may have a sample rate of 200 MHz, and may have programmable output attenuation up to 25.2 dB in 0.4 dB steps. The DAC in other embodiments may have different characteristics.

The single chip set-top box system in one embodiment may include a serial input interface that preferably operates in any of three different modes. The first mode preferably is compatible with the DAVIC A0 and ATM Forum UTOPIA physical serial interface standards. In this mode, the transmit data clock comes from the data source. A generic byte based interface is also provided. Alternatively, the user can choose to have the system supply a continuous data bit clock.

The single chip set-top box system supports, for example, three mechanisms for upstream data transmission. In the first mechanism, a DMA controller internally supplies the upstream transmitter with data from internal memory. The information to be transmitted is stored in a 1KByte on-chip memory by the CPU. The DMA controller then accesses this memory, serializes the data and supplies it to the upstream transmitter. In the second mechanism, the DAVIC MAC supplies the upstream transmitter with serialized data from system memory with or without on the fly formatting. In the third mechanism, data is supplied to the upstream transmitter directly from pins.

The single chip set-top box system may include a DAVIC MAC that supports out-of-band downstream, out-of-band upstream and in-band downstream messaging. It is DAVIC 1.5 compatible, without the support of minislots and hardware security.

The DAVIC MAC preferably includes an out-of-band (hereinafter referred to as “OOB”) downstream processor that preferably supports downstream rates of 1.544 and 3.088 Mbits/s. In one embodiment, the OOB downstream processor synchronizes to the ESF bit stream, retrieves the M and R bits, and then receives the error corrected ATM cells. Three VCI/VPI filters are preferably provided, with length and CRC check and reassembly for each. One VCI/VPI is for MPEG encapsulated data, which is routed to the transport block for further processing. One VCI/VPI is for messages, with address filtering and DMA to external DRAM. One VCI/VPI is for generic data or IP datagram, with IP address filtering ad checksum support. The received data will also be sent to external DRAM.

The DAVIC MAC in one embodiment includes an OOB upstream processor that supports upstream rates of 256Kbits/s, 1.544 and 3.088 Mbits/s. It preferably manages the slot counter and calculates the slot type boundaries. It adjusts for upstream delays and automatically transmits on contention, ranging, reserved and fixed slots. The DAVIC MAC performs automatic ATM cell encapsulation, generating the header with HEC, CRC and trailers. Software need only supply the VCI/VPI, slot numbers to the transmit slot number FIFO, and the DMA address and length of the PDU. The upstream processor matches the slot numbers, reads via DMA the transmit data, generates the ATM cells and transmits them, and retrieves the RI flags for confirmation. Transmit FEC calculations are also performed.

The DAVIC MAC includes an in-band (IB) downstream processor that parses the MPEG-TS for MAC messages, and retrieves the M and R bits and RI flags. The IB downstream processor preferably generates timing and slot count information for the OOB upstream processor. In one embodiment, PID and MAC address filtering are also supported.

The single chip cable set-top box system includes an MPEG transport demultiplexer that extracts and decrypts, if enabled, the MPEG-2 video data, Dolby Digital audio data, and PCR from the input in-band transport stream. Additionally, it extracts PSI and generic PES data from the input in-band or out-of-band data stream. The demultiplexer includes a generic data filter, a high speed data filter, a video data filter, and an audio data filter. It also includes the program clock reference processor and the time stamp processors. The demultiplexer performs automatic acquisition and synchronization. In addition, built-in automatic handling of exception and error conditions preferably exist internal to the demultiplexer. The data transport demultiplexer is preferably capable of demultiplexing 44 data PIDs (which can be PSI or PES) from the in-band or out-of-band data stream, for example, and supports 32 section filters. The transport demultiplexer is capable of de-multiplexing one current audio PID, one next audio PID, one audio PCR PID, one PLL PCR PID, one current video PID, one next video PID, and one video PCR PID from the in-band data stream.

The in-band front end interfaces to access control pins. The input data rate to the in-band transport demux is, in one example, 60 Mbps maximum. The transport demux can also interface directly to the out-of-band receiver or the on-chip DAVIC MAC via an internal 3-wire interface. The out-of-band input data rate is 3 Mbps maximum. Video data may be stored in a dedicated video 2 Mbyte SDRAM. Audio, PSI and generic PES data may be stored in the system memory. Therefore, the back-end of the transport demultiplex interfaces to the memory arbiter that controls the system memory. The system memory interface is an 81 MHz 32-bit bus for example.

In one embodiment, the single chip set-top box system includes a data transport processor that is an MPEG-2 transport stream message/PES parser and demultiplexer capable of processing two independent serial transport streams simultaneously. The processor supports decryption for up to 44 PIDs in the in-band stream for example. The processor supports 32 PIDs for PSI message or PES processing and it supports 32 PSI section filters or filters for processing of MPEG or DVB sections. In one embodiment, it includes a special addressing mode that filters MPEG and private stream messages. The messages are preferably stored in one of 32 circular message buffers that reside in external memory.

The data transport module supports two simultaneous input channels, typically allocated to the in-band and out-of bandstreams, respectively. There are two input synchronizers that synchronize incoming serial MPEG transport packets to the module's processing clock. The data is then converted to bytewide format.

The transport module supports a DVB and DES descrambler for up to 44 PIDs in the in-band transport stream including video, audio and data streams. The DVB engine supports full and conformance mode. The DES engine supports ECB and CBC mode with selectable residue termination modes of partial block unscrambled, residual block termination and cipher-text stealing. There is a mode for the processor to use the DES engine to encrypt or decrypt 64 bits of data during transport stream decryption. The microprocessor is preferably guaranteed a result in ninety-four 81 MHz clock cycles.

The illustrated embodiment includes two independent PID filters. A 44 entry PID table is used to compare with PIDs of the transport streams. Each PID filter examines its corresponding transport stream for the PIDs that it is programmed to accept. Each of the 44 PIDs may be arbitrarily allocated between the two input channels. The output of the PID filters form 44 PID channels of transport packet data, each corresponding to a PID table entry. Data from up to 32 PID channels (0-31), after further processing, are sent to one of 32 DRAM buffers. For out-of-band transport stream only, the same PID may be selected for different PID channels, allowing different PSI section filter output of the same PID stream to be sent to different memory buffers. Common PIDs between the two streams are processed as two independent PIDs. The PID filter examines the continuity counter and rejects duplicate packets. It generates error interrupts for length errors and discontinuity errors.

The same PID may be assigned to more than one PID channel (referred to as duplicate PID assignments). This feature may be used to provide different PSI or PES filtering options for messages within a common PID stream. There may be constraints to follow when utilizing duplicate PID assignments. For any single PLD channel, only 1 type of packet filtering option is allowed. For out-of-band transport streams, the same PID can be selected for different PID channels, enabling different PSI section filter output of the same PID stream to be sent to different memory buffers. For duplicate PIDs, if one channel is programmed for all-pass, then the rest of the channels with the same PID will also be treated as if they were programmed for all-pass. This is true even if the other duplicate PID channels are not programmed for PES, PSI or all-pass. For MPEG, since either PES packets or PSI messages (but not both) are contained in a single PID, there should never be duplicate PIDs with mixture of both PES and PSI filtering enabled. When duplicate PID assignments are created which cause a single message to be stored to more than one memory buffer, the total data throughput of the transport processor is reduced.

The data transport module includes a packet input buffer that holds all accepted transport packets and presents them in turn to subsequent processing blocks. The maximum processing rate of the selected transport packets is 81 Mbps in one embodiment. Packets not selected by the PID filters are not stored.

The data transport module includes a PES parser that delineates PES packets and sends them to the memory buffers. Any number of up to 32 accepted PID channels (0-31) can be processed. When a complete PES packet is received, a data available interrupt is generated by the data buffer manager. The PES parser checks for PES packet lengths and generates length error interrupts. PES Padding streams are preferably removed by default, or optionally retained. During record, padding bytes (0x55) are added at the end of each PES packet to word align to 32-bit boundaries in the memory buffers.

The PES parser uses a payload unit start indicator bit in the transport packet. A length error is generated whenever the end of a PES packet does not coincide with the end of a transport packet or the payload unit start indicator is received prior to the end of the current PES packet.

The data module includes a PSI filter that delineates PSI sections and performs byte-compare filtering, special addressing mode filtering, and CRC checking. For byte-compare filtering, there are 32, 13-byte filters, for example with corresponding bit masks, to compare with section bytes 0-13, excluding byte 2 i.e. length LSB) for example. Each accepted PID may select any number of the 32 filters, the filters being reusable by up to 32 PID channels (0-31).

The special addressing mode filter examines the PSI section header syntax, and filters on address compares with the special mode addresses for PID channels 0-31. There may be one 40 bit physical address and one multicast 24 bit address for example. There may be two 40 bit network addresses and two multicast 40 bit addresses, one for each input channel for example. The network addresses and multicast 40 bit addresses each support a wildcard of 4 or 8 bits. In addition, each PID has 4 multicast 16 bit addresses for example. The filter also compares the table ID with a set of lower and upper table ID limits and reject the sections that fall within these limits. Each of these addressing modes may be enabled on a per PID basis for PID channels 0-31.

In one embodiment the PSI filter verifies section starts, removes padding bytes, and performs CRC checks. If a CRC check fails, the packet is rejected. Instead of outputting the CRC bytes with the section data, optionally a sentinel may be output. This option may be enabled on a per PID basis. Messages that are less than 7 or greater than 4096 for example are rejected.

The data transport module includes a memory buffer manager that collects all accepted data and sends it to 1 of 32 corresponding memory buffers. The output of each PID channel (0-31) is assigned a different memory buffer. Each memory buffer can start on any I Kbyte address boundary, and may be from 1 Kbyte to 128 Kbytes long for example. The memory buffer manager maintains a pointer to the last valid memory location of each buffer, and the last read memory location supplied by the control processor. If unread data is present, an interrupt is generated. The memory buffer manager will wait until the entire delineated massage (PES packet, PSI section, etc.) is verified and written to memory before it updates the valid memory pointer. In one embodiment, each message is 32 bit word aligned. A partial word at the end of a message is filled with bytes of 0x55. Message bytes are positioned in each 32-bit word starting with the MSbyte.

The data transport module includes an interrupt controller that generates one interrupt for any of the data available or error conditions. Each of these conditions are maskable. The interrupt status registers may be read to determine the conditions, and written to clear the interrupts. Status and error condition as are indicated on a per PID basis.

The transport module supports a 115 Mbps throughput data rate of accepted packets, sustained. Input burst rate may be higher. In one embodiment, packets rejected by the PID parsers are not processed. If out-of-band PID channels are duplicated to use multiple buffers, and as a result duplicated data is accepted, it may consume more of the throughput data rate. If the data rate for the accepted packets, plus duplications, are higher than 115 Mbps, the input packet buffer may overflow. The buffer overflow condition generates an error interrupt.

The system includes a linked-listed DMA function for use in conjunction with the transport function. The DMA supports efficient transfer of arbitrary numbers of messages from message buffers to arbitrary addresses in the system DRAM.

The single chip set-top box system may in one embodiment, include a Dolby Digital, MPEG, audio, transport and decompression processor, which may also be referred to as a Musicam and Dolby Digital audio decoder. The Musicam and Dolby Digital audio decoder may be implemented as several discrete processing functions or as a single integrated block. Data is first processed by an audio transport and interface processors, which handle synchronization and filtering functions. Next, data preferably is sent to the Dolby Digital and MPEG audio decompression processor for conversion from compressed audio data to uncompressed PCM audio data. The output PCM audio data may be mixed with PCM audio from a playback memory interface. The final mixed audio may be output either digitally over an SPDIF interface or in analog mode through a two-channel audio DAC.

The audio transport module may include two sub-modules; an audio packet demultiplexer and an audio interface module. The audio packet demultiplexer may receive transport packets in MPEG format. Additionally, audio packet demultiplexer may receive PES packets in MPEG format. This module may process the transport header when it is present. Filtering may be done on the PID (MPEG) to select the desired audio program. The continuity count for the selected program may be checked and used to detect and initiate recovery from a single missing transport packet. If more than one transport packet is detected as missing, a signal may be sent to the audio interface module instructing it to abort processing and restart.

The audio packet demultiplexer may extract PTS values from PES packets when instructed to search for a new PTS by the audio interface module. When the audio packet demultiplexer is receiving PES packets, filtering may be done on the stream ID. The audio packet demultiplexer may handle splicing of audio services for functions such as commercial insertion. It may also be responsible for providing a local PCR (STC) to the audio interface module. In one embodiment, the PCR preferably is extracted from an MPEG transport stream (the PID can be different than the audio PID). The audio packet demultiplexer outputs elementary stream (ES) to the audio interface module.

In one embodiment the audio interface module is responsible for detection and tracking of Dolby Digital, MPEG (Layer I and II) audio sync frames. The audio interface module may contain a state machine that synchronizes audio delivery to an audio processor based on PTS, PCR and a programmable offset. The audio interface module detects and processes various audio frame errors which may be reported to the system processor via an interrupt (individual source maskable) and a register. The audio interface module maintains the audio FIFO in the system DRAM and preferably delivers serialized audio data to the audio decompression processor. The serial output may be halted when the audio decompression processor indicates it cannot receive any more data or when a time-stamped audio frame is being held until its presentation time.

For a pleasant viewing experience, the presentation of audio and video should be matched to acceptable limits. Recommendation ITU-R BT.1359-1 defines the acceptable region as being from 90 msec early to 185 msec late when audio is measured relative to video. Thus large offsets are typically less noticeable if audio lags video. In one embodiment of the present invention, audio delays may be adjusted so as to achieve lip syncing.

A 3-D audio engine may in one embodiment, interface to the serial output of the audio decompression processor and may perform 3-D audio enhancement signal processing, conforming to the SRS Labs, Inc., TruSurround™ and SRS algorithms. The 3-D audio engine may perform its signal processing in the digital domain, and may act as a co-processor in a digital audio subsystem. The 3-D audio engine may be bypassed, under microprocessor control, for application not requiring 3-D audio. An audio sigma-delta modulator may interface with the serial output of the 3-D audio engine and may perform one or more functions necessary to produce an analog output signal. The output of the audio sigma-delta modulator may be a pair of differential pulse density outputs for left and right channels. These signals may be low-pass filtered externally to recover the audio signal.

In many embodiments such as web browsing or computer generated graphics, for example the graphical content is coded with square aspect ratio pixel sampling (for example 640×480 resolution) while the standard for digital video (ITU-R BT.601) specifies a pixel aspect ratio that is rectangular. Unlike other solutions that are designed for all content being in only one pixel aspect ratio or the other, the graphics processor in one embodiment of the present invention is capable of optionally adjusting the pixel aspect ratio of the graphics to match that of the video, without affecting the video and with no significant loss of quality to the graphics. Further, the pixel aspect ratio scaling in the graphics processor operates in such a way as to optimally match the graphics size to the displayable size of normal television. It may also support display of the same graphical content on both NTSC and PAL/SECAM televisions, without modifying the graphics imagery.

The pixel aspect ratio matching function and the anti-flutter filter may be integrated into one optimized multi-tap polyphase vertical filter and sample rate converter, for maximum quality and minimum hardware complexity. As with the anti-flutter filter, the pixel aspect ratio matching function may not have affect on either the full-screen or scaled live video, even though there may be a large number of graphics surface composited anywhere on the screen with aspect ratio correction.

One embodiment of a set top box 1700 is illustrated in FIG. 17 similar to that illustrated in FIG. 2. The illustrated transceiver 1702 includes an out of band block 1702A coupled to the DAVIC MAC 1706, where DAVIC format data 1712 is communicated to the DAVIC MAC 1706 and Data 1714 is received by the upstream transmitter. Out of Band and In Band blocks 1702B and 1702C respectively communicate with transport processor 1708, which can also receive MPEG data from the DAVIC MAC 1706. Additionally, the Out of Band and In Band blocks 1702D and 1702C communicate with access control device 1710, which is described in greater detail below with respect to FIG. 21. In Band and Out of Band blocks 1710A and 1710B of the access device 1710 are coupled to transport processor 1708.

A method 1800 of performing multiple functions on data using a single chip set-top system in accordance with one embodiment of the present invention is illustrated in FIG. 18. The method 1800 acquires or receives the data in a first standard format and converts the data in the first standard format to data in a second standard format as illustrated by blocks 1810 and 1812. In one embodiment, the first standard format includes messaging, MPEG, DAVIC, MPEG layered on DAVIC or IP Stacks, for example, while converting the data from the first standard format to the second standard format includes splitting the MPEG from DAVIC for example.

Method 1800 processes the data in the second standard format for display as indicated by block 1814. Processing the data includes, in one embodiment, decrypting the data, decoding the data, mixing the data or encoding the data. Processing the data includes, without limitation, communicating the data to a display device.

FIG. 19 illustrates a method, generally designated 1900, of processing data for display. Method 1900 includes receiving or acquiring the data as illustrated by block 1910. The method determines if the data is in a first or second standard format as illustrated by diamond 1912. In one embodiment, determining if the data is in a first or a second format includes determining if the data is DAVIC, for example. If the data is determined to be in a first standard format, it is communicated to a first processor as illustrated by block 1914. In one embodiment, this includes communicating the data to a DAVIC MAC, for example.

The illustrated method includes converting the data in the first standard format to data in a second standard format as illustrated by block 1916. This may include converting data from DAVIC to MPEG, for example. It should be appreciated that, If the data is not in the first standard format but is in the second standard format as illustrated by block 1912, the process moves to block 1918. The data in the second standard format is communicated to a second processor, a transport processor for encryption or decryption for example, as illustrated by block 1918. The data is processed for display as illustrated by block 1920. In one embodiment, processing the data includes decoding the data in the second format, encoding for hard disk drive storage, for example, or decoding MPEG, for example.

FIG. 20 illustrates a method, generally designated 2000, for determining the standard format the data is in. In one embodiment this method 2000 includes determining the standard format the data is in using a set-top box prior to displaying the data. The data is received or acquired as illustrated by block 2002. In one embodiment, a plurality of standard formats are contemplated. The standard format of the data is determined from the plurality of formats as illustrated by block 2004. The data in the determined standard format is processed for display as illustrated in block 2006.

FIG. 21 illustrates a method, generally designated 2100, for determining if access control is required prior to processing data for display using a set-top box in accordance with one embodiment of the present invention. Method 2100 comprises receiving or acquiring data as illustrated by block 2102. The method then determines if the access control is required as illustrated by diamond 2104. If access control is required, the data, or at least a request for authorization, is communicated to an external access control chip as illustrated by block 2106. If access is not required, the data is processed for display as illustrated by block 2110, and then displayed.

If the data (or at least the request for authorization) is communicated to the external access control chip, the method determines if authorization or copy protection data is available, as illustrated by diamond 2108. For example, the access control chip makes a determination of whether the data is authorized to be viewed. If the authorization or copy protection data is not available (or available, as the case may be), access to the data desired to be viewed is denied (or permitted), as illustrated by block 2112. If the authorization or copy protection data is available (or not available, as the case may be), the access control chip communicates (or does not communicate, as the case may be) the data for display (or at least an indication that viewing is authorized or not authorized, as the case may be), and the data is processed for display as illustrated by block 2110, and then displayed.

Many modifications and variations of the present invention are possible in light of the above teachings. Thus, it is to be understood that, within the scope of the appended claims, the invention may be practiced otherwise than as described hereinabove.

Claims (89)

What is claimed and desired to be secured by Letters Patent is:
1. A single chip set-top box system comprising:
a transceiver operable to receive a digitally modulated compressed video signal from an in-band media stream and to demodulate the digitally modulated compressed video signal to generate a compressed video signal, wherein the compressed video signal carries a plurality of programs;
the transceiver further operable to receive an out-of-band media stream comprising graphics;
a transport processor operable to receive the compressed video signal and the graphics from the transceiver, wherein the transport processor comprises a filter configured to filter a portion of the compressed video signal corresponding to a particular one of the plurality of programs;
a video decoder operable to receive the portion of the compressed video signal from the transport processor and to decompress the portion of the compressed video signal;
a graphics processor operable to blend the decompressed portion of the video signal from the in-band media stream with the graphics from the out-of-band media stream to generate a blended video image, the graphics processor further being configured to adjust a pixel aspect ratio of the graphics to match a pixel aspect ratio of the video signal without affecting the pixel aspect ratio of the video signal; and
an analog video decoder operable to receive an analog video signal, to digitize the analog video signal, and to transmit the digitized analog video signal to the graphics processor to be blended with the decompressed portion of the video signal and the graphics,
wherein the transceiver, the transport processor, the video decoder, the graphics processor, and the analog video decoder are integrated on a single integrated circuit chip.
2. The single chip set-top box system according to claim 1 further comprising a DAVIC MAC, wherein the transceiver receives out-of-band data from the out-of-band media stream and provides the out-of-band data to the DAVIC MAC.
3. The single chip set-top box system according to claim 1 further comprising a central processing unit (CPU) operable to coordinate interfaces and activities of the transceiver, the video decoder, and the graphics processor, and wherein the filter filters the portion of the video signal corresponding to the particular one of the plurality of programs by examining program identifiers (PID).
4. The single chip set-top box system according to claim 1 further comprising a memory controller operable to control memory access of the transceiver, the video decoder, and the graphics processor in a unified memory system.
5. The single chip set-top box system according to claim 1 further comprising a video encoder operable to receive the blended video image from the graphics processor and to format the blended video image for display on a display device.
6. A multi-media system comprising:
a single integrated circuit comprising:
a transceiver operable to receive a digitally modulated compressed video signal from an in-band media stream and to demodulate the digitally modulated compressed video signal to generate a compressed video signal;
the transceiver further operable to receive an out-of-band media stream comprising graphics;
a video decoder operable to receive the compressed video signal from the transceiver and to decompress the compressed video signal;
a graphics processor operable to blend the graphics with the video signal, wherein the graphics processor is configured to adjust a pixel aspect ratio of the graphics from the out-of-band media stream to match a pixel aspect ratio of the video signal from the in-band media stream without affecting the pixel aspect ratio of the video signal;
a memory controller operable to arbitrate memory accesses of the transceiver, the video decoder, and the graphics processor to an off-chip shared single module memory;
a processor operable to coordinate interfaces and activities of the transceiver, the video decoder, and the graphics processor; and
an analog video decoder operable to receive an analog video signal, to digitize the analog video signal, and to transmit the digitized analog video signal to the graphics processor to be blended with the decompressed video signal and the graphics.
7. The multi-media system of claim 6, wherein the transceiver comprises a wireless transceiver.
8. The multi-media system of claim 6, wherein the transceiver comprises an ITU-T J.83 transceiver.
9. The multi-media system of claim 6, wherein the transceiver comprises a QAM receiver operable to receive the in-band media stream.
10. The multi-media system of claim 6, wherein the transceiver comprises a QPSK receiver operable to receive the out-of-band media stream.
11. The multi-media system of claim 6, wherein the transceiver comprises a QPSK/16-QAM transmitter.
12. The multi-media system of claim 6, wherein the processor comprises a central processing unit.
13. The multi-media system of claim 12, wherein the central processing unit comprises a MIPS.
14. The multi-media system of claim 6, wherein the single integrated circuit further comprises a MAC.
15. The multi-media system of claim 6, wherein the single integrated circuit further comprises an encoder that encodes at least one of audio and video, and wherein the memory controller arbitrates accesses of the encoder to the shared single module memory.
16. The multi-media system of claim 6, wherein the graphics of the out-of-band media stream are alpha blended with the decompressed video signal of the in-band media stream and an audio signal to generate a blended video image with sound.
17. The multi-media system of claim 6, wherein the compressed video signal is compressed in accordance with an MPEG standard.
18. The multi-media system of claim 17, wherein the MPEG standard comprises MPEG-1.
19. The multi-media system of claim 17, wherein the MPEG standard comprises MPEG-2.
20. The multi-media system of claim 17, wherein the MPEG standard comprises MPEG-4.
21. The multi-media system of claim 6, wherein the single integrated circuit further comprises a video encoder operable to receive a blended video image from the graphics processor and to format a blended video image for display on a display device, and wherein the memory controller also arbitrates accesses by the video encoder to the shared single module memory.
22. The multi-media system of claim 6, wherein the memory controller also arbitrates accesses by the analog video decoder to the shared single module memory.
23. The multi-media system of claim 6, wherein the single integrated circuit further comprises peripheral interfaces for user control of the multi-media system, and wherein the memory controller also arbitrates access by the peripheral interfaces to the shared single module memory.
24. The multi-media system of claim 6, further comprising the shared single module memory configured to store information during at least one of audio, video, data, or graphics processing.
25. The multi-media system of claim 6, wherein the single integrated circuit comprises at least one cache memory for storing instructions for execution by the processor.
26. The multi-media system of claim 25, wherein the processor comprises the at least one cache memory.
27. The multi-media system of claim 6, wherein the single integrated circuit comprises memory configured to be a buffer for system memory.
28. The multi-media system of claim 6, wherein the video decoder further comprises an audio decoder.
29. The multi-media system of claim 28, wherein the audio decoder is implemented as a plurality of hard-wired processing functions.
30. The multi-media system of claim 28, wherein the audio decoder is implemented as firmware.
31. The multi-media system of claim 30, wherein the audio decoder comprises a programmable ASIC.
32. The multi-media system of claim 28, wherein the audio decoder is implemented as software.
33. The multi-media system of claim 32, wherein the audio decoder is programmed in the processor.
34. The multi-media system of claim 28, wherein the audio decoder comprises an audio decompression processor.
35. The multi-media system of claim 34, wherein the audio decompression processor comprises a plurality of modules.
36. The multi-media system of claim 6, wherein the graphics processor is implemented in hardware.
37. The multi-media system of claim 6, wherein the graphics processor is implemented in firmware.
38. The multi-media system of claim 37, wherein the graphics processor comprises a programmable ASIC.
39. The multi-media system of claim 6, wherein the graphics processor is implemented as software.
40. The multi-media system of claim 6, wherein the graphics processor is implemented as at least two of hardware, firmware, or software.
41. The multi-media system of claim 6, wherein the memory controller supplies data to an upstream transmitter, and also arbitrates a request for said data from the shared single module memory.
42. The multi-media system of claim 41, wherein the memory controller supplies the data from a memory on the single integrated circuit.
43. The multi-media system of claim 42, wherein the data is stored in the memory by the processor.
44. The multi-media system of claim 6, wherein the single integrated circuit further comprises a DAVIC MAC.
45. The multi-media system of claim 44, wherein the DAVIC MACsupplies an upstream transmitter with serialized data from the shared single module memory to the single integrated circuit, and wherein the memory controller also arbitrates accesses by the DAVIC MAC to the shared single module memory.
46. The multi-media system of claim 6, wherein the memory controller supports message transfer from at least one buffer to the shared single module memory.
47. The multi-media system of claim 6, wherein the memory controller supports message transfer from a plurality of message buffers.
48. The multi-media system of claim 6, wherein the memory controller supports message transfer to a unified system memory external to the single integrated circuit.
49. A multi-media system comprising:
a transceiver operable to receive a digitally modulated compressed video signal from an in-band media stream and to demodulate the digitally modulated compressed video signal to generate a compressed video signal;
the transceiver further operable to receive an out-of-band media stream comprising graphics;
a video decoder operable to receive the compressed video signal from the transceiver and to decompress the compressed video signal;
a graphics processor operable to blend the graphics with the video signal, wherein the graphics processor is configured to adjust a pixel aspect ratio of the graphics to match a pixel aspect ratio of the video signal without affecting the pixel aspect ratio of the video signal;
an analog video decoder operable to receive an analog video signal, to digitize the analog video signal, and to transmit the digitized analog video signal to the graphics processor to be alpha blended with the decompressed video signal and the graphics;
a processor that at least assists in coordination of operation of the transceiver, the video decoder, and the graphics processor, wherein said transceiver, said video decoder, said graphics processor, said processor, and said analog video decoder are all integrated on a single chip; and
a memory controller operable to control accesses by an audio decoder, the video decoder, and the graphics processor to an off-chip shared single module memory.
50. The multi-media system of claim 49, wherein the transceiver comprises a wireless transceiver.
51. The multi-media system of claim 49, wherein the transceiver comprises an ITU-T J.83 transceiver.
52. The multi-media system of claim 49, wherein the transceiver comprises a QAM receiver operable to receive the in-band media stream comprising the video signal.
53. The multi-media system of claim 49, wherein the transceiver comprises a QPSK receiver operable to receive the out-of-band media stream comprising the graphics.
54. The multi-media system of claim 49, wherein the transceiver comprises a QPSK/16-QAM transmitter.
55. The multi-media system of claim 49, wherein the processor comprises a central processing unit.
56. The multi-media system of claim 55, wherein the central processing unit comprises a MIPS.
57. The multi-media system of claim 49 further comprising a MAC integrated on the single chip.
58. The multi-media system of claim 49, further comprising an encoder integrated on the single chip, and wherein the encoder encodes at least one of audio or video, and wherein the memory controller also arbitrates access to the shared single module memory by the encoder.
59. The multi-media system of claim 49, wherein the graphics are blended with the decompressed video signal and an audio signal to generate a blended video image with sound.
60. The multi-media system of claim 49, wherein the compressed video signal is compressed in accordance with an MPEG standard.
61. The multi-media system of claim 60, wherein the MPEG standard comprises MPEG-1.
62. The multi-media system of claim 60, wherein the MPEG standard comprises MPEG-2.
63. The multi-media system of claim 60, wherein the MPEG standard comprises MPEG-4.
64. The multi-media system of claim 49 further comprising a video encoder integrated on the single chip, and wherein the video encoder receives a blended video image from the graphics processor and formats a blended video image for display on a display device, and wherein the memory controller arbitrates access to the shared single module memory by the video encoder.
65. The multi-media system of claim 49, wherein the memory controller arbitrates access to the shared single module memory by the analog video decoder.
66. The multi-media system of claim 49 further comprising peripheral interfaces integrated on the single chip, and wherein the peripheral interfaces provide for user control of the multi-media system.
67. The multi-media system of claim 49 further comprising system memory external to the single chip and configured to store information during at least one of audio, video, data, or graphics processing.
68. The multi-media system of claim 49 comprising at least one cache memory integrated on the single chip.
69. The multi-media system of claim 68, wherein the processor comprises the cache memory.
70. The multi-media system of claim 67 comprising memory integrated on the single chip and configured to be a buffer for the system memory.
71. The multi-media system of claim 49, wherein the video decoder further comprises an audio decoder.
72. The multi-media system of claim 71, wherein the audio decoder is implemented as a plurality of hard-wired processing functions.
73. The multi-media system of claim 71, wherein the audio decoder is implemented as firmware.
74. The multi-media system of claim 73, wherein the audio decoder comprises a programmable ASIC.
75. The multi-media system of claim 71, wherein the audio decoder is implemented as software.
76. The multi-media system of claim 75, wherein the audio decoder is programmed in the processor.
77. The multi-media system of claim 71, wherein the audio decoder comprises an audio decompression processor.
78. The multi-media system of claim 77, wherein the audio decompression processor comprises a plurality of modules.
79. The multi-media system of claim 49, wherein the graphics processor is implemented in hardware.
80. The multi-media system of claim 49, wherein the graphics processor is implemented in firmware.
81. The multi-media system of claim 80, wherein the graphics processor comprises a programmable ASIC.
82. The multi-media system of claim 49, wherein the graphics processor is implemented as software.
83. The multi-media system of claim 49, wherein the graphics processor is implemented as at least two of hardware, firmware, or software.
84. The multi-media system of claim 49, wherein the memory controller supplies data to an upstream transmitter, and also arbitrates access to the data from the shared single module memory by the upstream transmitter.
85. The multi-media system of claim 49, wherein the single chip further comprises a DAVIC MAC, and wherein the memory controller also arbitrates accesses to the shared single module memory by the DAVIC MAC.
86. The multi-media system of claim 85, wherein the DAVIC MAC supplies an upstream transmitter with serialized data from a system memory external to the single chip.
87. The multi-media system of claim 84, wherein the memory controller supports message transfer from at least one buffer to memory.
88. The multi-media system of claim 84, wherein the memory controller supports message transfer from a plurality of message buffers.
89. The multi-media system of claim 84, wherein the memory controller supports message transfer to a system memory external to the single chip.
US09969212 2001-02-05 2001-10-02 Single chip set-top box system Active 2027-02-28 US9668011B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US26675301 true 2001-02-05 2001-02-05
US09969212 US9668011B2 (en) 2001-02-05 2001-10-02 Single chip set-top box system

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US09969212 US9668011B2 (en) 2001-02-05 2001-10-02 Single chip set-top box system
US10068579 US6781601B2 (en) 1999-11-09 2002-02-05 Transport processor
EP20020250751 EP1239667A3 (en) 2001-02-05 2002-02-05 Single chip set-top box system
US10922454 US20050044175A1 (en) 1999-11-09 2004-08-20 Transport processor
US10942657 US7912220B2 (en) 2001-02-05 2004-09-16 Packetization of non-MPEG stream data in systems using advanced multi-stream POD interface

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10068579 Continuation US6781601B2 (en) 1998-11-09 2002-02-05 Transport processor

Publications (2)

Publication Number Publication Date
US20020106018A1 true US20020106018A1 (en) 2002-08-08
US9668011B2 true US9668011B2 (en) 2017-05-30

Family

ID=26952016

Family Applications (3)

Application Number Title Priority Date Filing Date
US09969212 Active 2027-02-28 US9668011B2 (en) 2001-02-05 2001-10-02 Single chip set-top box system
US10068579 Active US6781601B2 (en) 1998-11-09 2002-02-05 Transport processor
US10922454 Abandoned US20050044175A1 (en) 1998-11-09 2004-08-20 Transport processor

Family Applications After (2)

Application Number Title Priority Date Filing Date
US10068579 Active US6781601B2 (en) 1998-11-09 2002-02-05 Transport processor
US10922454 Abandoned US20050044175A1 (en) 1998-11-09 2004-08-20 Transport processor

Country Status (2)

Country Link
US (3) US9668011B2 (en)
EP (1) EP1239667A3 (en)

Families Citing this family (147)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7549056B2 (en) 1999-03-19 2009-06-16 Broadcom Corporation System and method for processing and protecting content
US6263503B1 (en) 1999-05-26 2001-07-17 Neal Margulis Method for effectively implementing a wireless television system
US8266657B2 (en) * 2001-03-15 2012-09-11 Sling Media Inc. Method for effectively implementing a multi-room television system
EP1258145B1 (en) * 1999-12-14 2006-07-05 General Instrument Corporation Mpeg re-multiplexer having multiple inputs and multiple outputs
US7912220B2 (en) * 2001-02-05 2011-03-22 Broadcom Corporation Packetization of non-MPEG stream data in systems using advanced multi-stream POD interface
US20040250273A1 (en) * 2001-04-02 2004-12-09 Bellsouth Intellectual Property Corporation Digital video broadcast device decoder
US20020170072A1 (en) * 2001-05-09 2002-11-14 Lundbald James A. Systems for receiving and processing digital data carried by satellite transmissions
US7035335B1 (en) * 2001-05-11 2006-04-25 Advanced Micro Devices, Inc. Transport stream parser
EP1267568A1 (en) * 2001-06-11 2002-12-18 SGS-Thomson Microelectronics Limited A method and circuitry for processing data
US7636931B2 (en) * 2001-08-17 2009-12-22 Igt Interactive television devices and systems
US7917921B2 (en) * 2001-09-19 2011-03-29 Koninklijke Philips Electronics N.V. Control of an interactive application
EP1440539A4 (en) 2001-09-27 2009-08-26 Broadcom Corp Highly integrated media access control
JP2003189232A (en) * 2001-12-21 2003-07-04 Mitsubishi Electric Corp Recorded mpeg data selection device and mpeg data recording device
US6587902B1 (en) * 2001-12-27 2003-07-01 Inventec Corporation I/O port assembly of notebook computer connectable to monitor or TV as needed
GB0203539D0 (en) * 2002-02-14 2002-04-03 Nokia Corp Broadband digital transmission networks
JP3808394B2 (en) * 2002-04-02 2006-08-09 松下電器産業株式会社 Stream data processing apparatus, the stream data processing method, a program, and the medium
US20030189666A1 (en) * 2002-04-08 2003-10-09 Steven Dabell Multi-channel digital video broadcast to composite analog video converter
US7526791B2 (en) * 2002-07-24 2009-04-28 Broadcom Corporation System and method for an interactive broadband system-on-chip with a reconfigurable interface
US20040031064A1 (en) * 2002-08-08 2004-02-12 Conexant Systems, Inc. Cable receiver having in-band and out-of-band tuners
US20060209668A1 (en) * 2002-08-13 2006-09-21 Lerner Ian A Integrated DVB receiver-decoder
US7797550B2 (en) * 2002-09-25 2010-09-14 Broadcom Corporation System and method for securely buffering content
US7230987B2 (en) * 2002-09-30 2007-06-12 Broadcom Corporation Multiple time-base clock for processing multiple satellite signals
US7533402B2 (en) 2002-09-30 2009-05-12 Broadcom Corporation Satellite set-top box decoder for simultaneously servicing multiple independent programs for display on independent display device
CN101304536B (en) 2002-11-20 2011-11-02 松下电器产业株式会社 Moving image encoding method and moving image decoding method and device
CN1509081A (en) * 2002-12-20 2004-06-30 皇家飞利浦电子股份有限公司 Method and system for transfering double-layer HDTV signal throught broadcast and network flow
EP1582021A4 (en) * 2003-01-09 2009-04-08 Thomson Licensing A method and an apparatus for mapping an mpeg transport stream into ip packets for wlan broadcast
DE10304820A1 (en) * 2003-02-06 2004-08-19 Deutsche Thomson-Brandt Gmbh Display interface for color TV signals, includes circuits with circuit stages for generating luminance signals and chrominance signals and for signal processing of chrominance signals
WO2004086662A1 (en) * 2003-03-25 2004-10-07 Industrial Research Limited Method and apparatus for improving the performance of pilot symbol assisted receivers in the presence of narrowband interference
JP4263190B2 (en) * 2003-04-01 2009-05-13 パナソニック株式会社 The video synthesis circuit
JP4207639B2 (en) * 2003-04-11 2009-01-14 パナソニック株式会社 Data multiplexing method, data multiplexing apparatus, transmitting apparatus and receiving apparatus
US20040230997A1 (en) * 2003-05-13 2004-11-18 Broadcom Corporation Single-chip cable set-top box
US7307669B2 (en) * 2003-06-24 2007-12-11 Broadcom Corporation System, method, and apparatus for displaying streams with dynamically changing formats
US20040268414A1 (en) * 2003-06-25 2004-12-30 Shlomo Turgeman Set-top box functionality in personal computer
US7925013B1 (en) 2003-06-30 2011-04-12 Conexant Systems, Inc. System for data encryption and decryption of digital data entering and leaving memory
US7720147B2 (en) * 2003-07-09 2010-05-18 Broadlogic Network Technologies, Inc. Method and system for providing a high speed multi-stream MPEG processor
US7260833B1 (en) * 2003-07-18 2007-08-21 The United States Of America As Represented By The Secretary Of The Navy One-way network transmission interface unit
JP2005039794A (en) * 2003-07-18 2005-02-10 Matsushita Electric Ind Co Ltd Display processing method and display processing apparatus
US20050018913A1 (en) * 2003-07-24 2005-01-27 Hsin-Jung Chuang Apparatus for decoding compressed images
JP2005051631A (en) * 2003-07-30 2005-02-24 Sony Corp Program, data processing method, and apparatus thereof
KR100547810B1 (en) * 2003-08-27 2006-01-31 삼성전자주식회사 The digital multimedia broadcasting receiver for reproducing digital multimedia data, an apparatus and method
KR100519360B1 (en) * 2003-09-17 2005-10-07 엘지전자 주식회사 Digital Cable Receiver
US20050071877A1 (en) * 2003-09-25 2005-03-31 Navarro Efren N. Satellite downstream porting interface API
US20050151427A1 (en) * 2004-01-09 2005-07-14 Kuo-Tsai Chiou Digital video signal switching device
US7760968B2 (en) * 2004-01-16 2010-07-20 Nvidia Corporation Video image processing with processing time allocation
US9292904B2 (en) * 2004-01-16 2016-03-22 Nvidia Corporation Video image processing with parallel processing
US7653265B2 (en) * 2004-01-16 2010-01-26 Nvidia Corporation Video image processing with utility processing stage
US7388871B2 (en) * 2004-02-05 2008-06-17 Broadcom Corporation Method and system for changing message filter coefficients dynamically
US7250987B2 (en) * 2004-02-06 2007-07-31 Broadcom Corporation Method and system for an integrated VSB/QAM/NTSC/OOB plug-and-play DTV receiver
US7936687B1 (en) * 2004-03-30 2011-05-03 Extreme Networks, Inc. Systems for statistics gathering and sampling in a packet processing system
JP4176044B2 (en) * 2004-05-20 2008-11-05 東芝デジタルメディアエンジニアリング株式会社 Filtering apparatus and a digital broadcast receiver
US8578434B2 (en) * 2004-05-21 2013-11-05 Broadcom Corporation Integrated cable modem
US8732788B2 (en) * 2004-05-21 2014-05-20 Broadcom Corporation Integrated set-top box
US7975062B2 (en) 2004-06-07 2011-07-05 Sling Media, Inc. Capturing and sharing media content
US9998802B2 (en) 2004-06-07 2018-06-12 Sling Media LLC Systems and methods for creating variable length clips from a media stream
US8099755B2 (en) 2004-06-07 2012-01-17 Sling Media Pvt. Ltd. Systems and methods for controlling the encoding of a media stream
US7917932B2 (en) 2005-06-07 2011-03-29 Sling Media, Inc. Personal video recorder functionality for placeshifting systems
US8346605B2 (en) 2004-06-07 2013-01-01 Sling Media, Inc. Management of shared media content
EP1769399A4 (en) 2004-06-07 2013-04-03 Sling Media Inc Personal media broadcasting system
US7769756B2 (en) 2004-06-07 2010-08-03 Sling Media, Inc. Selection and presentation of context-relevant supplemental content and advertising
US8239914B2 (en) * 2004-07-22 2012-08-07 Broadcom Corporation Highly integrated single chip set-top box
US20060123457A1 (en) * 2004-12-03 2006-06-08 Broadcom Corporation Universal single chip set-top box
US8199781B2 (en) * 2004-12-14 2012-06-12 Samsung Electronics Co., Ltd Device and method for demultiplexing received transport stream in digital broadcasting receiver
US7525600B2 (en) * 2005-01-14 2009-04-28 Broadcom Corporation Single integrated high definition television (HDTV) chip for analog and digital reception
CN100387057C (en) 2005-01-14 2008-05-07 美国博通公司 Method and system of treatment television signal
US8019883B1 (en) 2005-05-05 2011-09-13 Digital Display Innovations, Llc WiFi peripheral mode display system
US8200796B1 (en) 2005-05-05 2012-06-12 Digital Display Innovations, Llc Graphics display system for multiple remote terminals
US7667707B1 (en) 2005-05-05 2010-02-23 Digital Display Innovations, Llc Computer system for supporting multiple remote displays
US20060282855A1 (en) * 2005-05-05 2006-12-14 Digital Display Innovations, Llc Multiple remote display system
EP1899814B1 (en) * 2005-06-30 2017-05-03 Sling Media, Inc. Firmware update for consumer electronic device
WO2007013033A1 (en) * 2005-07-29 2007-02-01 Nxp B.V. Receiver for amplitude-modulated signals
JP4873906B2 (en) * 2005-09-02 2012-02-08 株式会社ニデック Optometry equipment
WO2007029939A1 (en) * 2005-09-06 2007-03-15 Lg Innotek Co., Ltd Receiving apparatus
US7573531B1 (en) 2005-10-14 2009-08-11 Ati Technologies, Inc. Rapid channel signal identification
US7899864B2 (en) * 2005-11-01 2011-03-01 Microsoft Corporation Multi-user terminal services accelerator
US8112513B2 (en) * 2005-11-30 2012-02-07 Microsoft Corporation Multi-user display proxy server
KR100667841B1 (en) * 2005-12-05 2007-01-11 삼성전자주식회사 Digital tv equipped with universal cpu and method for sinal processing therefor
US20070130608A1 (en) * 2005-12-05 2007-06-07 Samsung Electronics Co., Ltd. Method and apparatus for overlaying broadcast video with application graphic in DTV
US8023409B2 (en) * 2005-12-20 2011-09-20 Broadcom Corporation Method and system for reconfigurable pattern filtering engine
US8155506B2 (en) * 2006-01-17 2012-04-10 Broadcom Corporation System and method for transport PID version check
KR20070115326A (en) * 2006-06-01 2007-12-06 엘지전자 주식회사 Apparatus for receiving broadcast, data structure for a diagnostic information and method of displaying a diagnostic information
US7493912B2 (en) * 2006-06-09 2009-02-24 Hartman Brian T Fixed cone sleeve valve having cone supported by means downstream of the gate in its closed position
CN101467371A (en) * 2006-06-16 2009-06-24 汤姆森特许公司 Wideband outband receiver
US20070294738A1 (en) * 2006-06-16 2007-12-20 Broadcom Corporation Single chip cable set-top box supporting DOCSIS set-top Gateway (DSG) protocol and high definition advanced video codec (HD AVC) decode
KR100828889B1 (en) * 2006-08-08 2008-05-09 엘지이노텍 주식회사 Receiver
US7460725B2 (en) * 2006-11-09 2008-12-02 Calista Technologies, Inc. System and method for effectively encoding and decoding electronic information
CN101346767A (en) * 2006-11-29 2009-01-14 松下电器产业株式会社 Reproduced signal processing apparatus and video display apparatus
US7720300B1 (en) 2006-12-05 2010-05-18 Calister Technologies System and method for effectively performing an adaptive quantization procedure
US8272005B2 (en) * 2007-01-30 2012-09-18 Industrial Technology Research Institute Information monitoring and updating method and system for transport stream
US8027560B2 (en) * 2007-02-05 2011-09-27 Thales Avionics, Inc. System and method for synchronizing playback of audio and video
US8537285B2 (en) * 2007-03-14 2013-09-17 Larry Silver Carrier recovery system with phase noise suppression
US8902365B2 (en) * 2007-03-14 2014-12-02 Lance Greggain Interference avoidance in a television receiver
US8024486B2 (en) 2007-03-14 2011-09-20 Hewlett-Packard Development Company, L.P. Converting data from a first network format to non-network format and from the non-network format to a second network format
US7730200B2 (en) * 2007-03-14 2010-06-01 Hewlett-Packard Development Company, L.P. Synthetic bridging for networks
CN101312509A (en) * 2007-05-22 2008-11-26 宝利微系统控股公司 Personalized television apparatus and method for acquiring network information using the same
US7844213B2 (en) * 2007-07-31 2010-11-30 The Directv Group, Inc. Reducing spectral roll-off factors to increase spectral efficiency
US8477793B2 (en) * 2007-09-26 2013-07-02 Sling Media, Inc. Media streaming device with gateway functionality
US8350971B2 (en) 2007-10-23 2013-01-08 Sling Media, Inc. Systems and methods for controlling media devices
US8345148B2 (en) * 2007-11-07 2013-01-01 Broadcom Corporation Method and system for inverse telecine and scene change detection of progressive video
KR100900884B1 (en) * 2007-12-04 2009-06-04 한국전자통신연구원 Method and apparatus for multi-stream processing of receiver in downloadable conditional access system
US8060609B2 (en) 2008-01-04 2011-11-15 Sling Media Inc. Systems and methods for determining attributes of media items accessed via a personal media broadcaster
US8066433B2 (en) 2008-03-14 2011-11-29 Pro-Mart Industries, Inc. Valve for vacuum storage bag
US20090238069A1 (en) * 2008-03-19 2009-09-24 Himax Technologies Limited Device and method for controlling program stream flow
US8195882B2 (en) 2008-05-30 2012-06-05 Advanced Micro Devices, Inc. Shader complex with distributed level one cache system and centralized level two cache
WO2009145916A1 (en) * 2008-05-30 2009-12-03 Advanced Micro Devices, Inc. Redundancy methods and apparatus for shader column repair
US8270920B2 (en) * 2008-06-05 2012-09-18 Broadcom Corporation Systems and methods for receiving and transferring video information
US8667279B2 (en) 2008-07-01 2014-03-04 Sling Media, Inc. Systems and methods for securely place shifting media content
US8494059B1 (en) * 2008-07-29 2013-07-23 Marvell International Ltd. Buffer controller
US20100070925A1 (en) * 2008-09-08 2010-03-18 Sling Media Inc. Systems and methods for selecting media content obtained from multple sources
US8667163B2 (en) 2008-09-08 2014-03-04 Sling Media Inc. Systems and methods for projecting images from a computer system
US9191610B2 (en) 2008-11-26 2015-11-17 Sling Media Pvt Ltd. Systems and methods for creating logical media streams for media storage and playback
GB0823702D0 (en) * 2008-12-31 2009-02-04 St Microelectronics Res & Dev Processing packet streams
US8873639B2 (en) * 2009-01-08 2014-10-28 Ittiam Systems (P) Ltd System and method for demultiplexing an MPEG-2 transport stream
US8438602B2 (en) 2009-01-26 2013-05-07 Sling Media Inc. Systems and methods for linking media content
US8171148B2 (en) 2009-04-17 2012-05-01 Sling Media, Inc. Systems and methods for establishing connections between devices communicating over a network
US8064457B2 (en) 2009-04-22 2011-11-22 Samsung Electronics Co., Ltd. System and method for filtering a data packet using a common filter
US8089966B2 (en) * 2009-04-22 2012-01-03 Samsung Electronics Co., Ltd. System and method for filtering a data packet using a combined filter
US20100306814A1 (en) * 2009-05-26 2010-12-02 Broadcom Corporation Integrated Set-Top Box with Daisy-Chaining
US8406431B2 (en) 2009-07-23 2013-03-26 Sling Media Pvt. Ltd. Adaptive gain control for digital audio samples in a media stream
US9479737B2 (en) * 2009-08-06 2016-10-25 Echostar Technologies L.L.C. Systems and methods for event programming via a remote media player
US20110032986A1 (en) * 2009-08-07 2011-02-10 Sling Media Pvt Ltd Systems and methods for automatically controlling the resolution of streaming video content
US8966101B2 (en) 2009-08-10 2015-02-24 Sling Media Pvt Ltd Systems and methods for updating firmware over a network
US8532472B2 (en) * 2009-08-10 2013-09-10 Sling Media Pvt Ltd Methods and apparatus for fast seeking within a media stream buffer
US8799408B2 (en) 2009-08-10 2014-08-05 Sling Media Pvt Ltd Localization systems and methods
US9525838B2 (en) * 2009-08-10 2016-12-20 Sling Media Pvt. Ltd. Systems and methods for virtual remote control of streamed media
US20110035765A1 (en) * 2009-08-10 2011-02-10 Sling Media Pvt Ltd Systems and methods for providing programming content
US9565479B2 (en) 2009-08-10 2017-02-07 Sling Media Pvt Ltd. Methods and apparatus for seeking within a media stream using scene detection
US20110035466A1 (en) * 2009-08-10 2011-02-10 Sling Media Pvt Ltd Home media aggregator system and method
US8381310B2 (en) 2009-08-13 2013-02-19 Sling Media Pvt. Ltd. Systems, methods, and program applications for selectively restricting the placeshifting of copy protected digital media content
US9160974B2 (en) * 2009-08-26 2015-10-13 Sling Media, Inc. Systems and methods for transcoding and place shifting media content
US8314893B2 (en) 2009-08-28 2012-11-20 Sling Media Pvt. Ltd. Remote control and method for automatically adjusting the volume output of an audio device
US20110113354A1 (en) * 2009-11-12 2011-05-12 Sling Media Pvt Ltd Always-on-top media player launched from a web browser
US9015225B2 (en) * 2009-11-16 2015-04-21 Echostar Technologies L.L.C. Systems and methods for delivering messages over a network
US8799485B2 (en) * 2009-12-18 2014-08-05 Sling Media, Inc. Methods and apparatus for establishing network connections using an inter-mediating device
US8626879B2 (en) 2009-12-22 2014-01-07 Sling Media, Inc. Systems and methods for establishing network connections using local mediation services
US9178923B2 (en) * 2009-12-23 2015-11-03 Echostar Technologies L.L.C. Systems and methods for remotely controlling a media server via a network
US9275054B2 (en) 2009-12-28 2016-03-01 Sling Media, Inc. Systems and methods for searching media content
US8856349B2 (en) 2010-02-05 2014-10-07 Sling Media Inc. Connection priority services for data communication between two devices
US20110307926A1 (en) * 2010-06-09 2011-12-15 Hon Hai Precision Industry Co., Ltd. System on chip and method for displaying a graphical user interface in a video
US8605732B2 (en) 2011-02-15 2013-12-10 Extreme Networks, Inc. Method of providing virtual router functionality
JP5148765B1 (en) * 2011-09-06 2013-02-20 株式会社東芝 Information processing apparatus and information processing method
US20150381314A1 (en) * 2013-02-20 2015-12-31 Mitsubishi Electric Corporation Wireless device
CN103489432B (en) * 2013-08-30 2016-04-13 小米科技有限责任公司 Electronic equipment and resources display method
CN105376604A (en) 2014-09-02 2016-03-02 宏正自动科技股份有限公司 Digital video broadcasting - terrestrial (dvb-t) system and modulation method thereof
US9252939B1 (en) * 2014-09-26 2016-02-02 Hughes Network Systems, L.L.C. Single cable VSAT interface with single conversion architecture for receive and transmit
US20160227156A1 (en) * 2015-02-02 2016-08-04 Hisense Hiview Tech Co., Ltd. Modular television system
KR20170068946A (en) * 2015-12-10 2017-06-20 삼성전자주식회사 Broadcast receiving apparatus and controlling method thereof
CN105611324A (en) * 2015-12-29 2016-05-25 上海富瀚微电子股份有限公司 Analog high-definition video transmission system

Citations (194)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6169843A (en)
US4020332A (en) 1975-09-24 1977-04-26 Bell Telephone Laboratories, Incorporated Interpolation-decimation circuit for increasing or decreasing digital sampling frequency
US4367466A (en) 1980-06-24 1983-01-04 Nintendo Co., Ltd. Display control apparatus of scanning type display
US4532547A (en) 1982-03-31 1985-07-30 Ampex Corporation Video device synchronization system
US4679040A (en) 1984-04-30 1987-07-07 The Singer Company Computer-generated image system to display translucent features with anti-aliasing
US4688033A (en) 1984-10-25 1987-08-18 International Business Machines Corporation Merged data storage panel display
US4954970A (en) 1988-04-08 1990-09-04 Walker James T Video overlay image processing apparatus
US4959718A (en) 1982-03-31 1990-09-25 Ampex Corporation Video device synchronization system
US4967392A (en) 1988-07-27 1990-10-30 Alliant Computer Systems Corporation Drawing processor for computer graphic system using a plurality of parallel processors which each handle a group of display screen scanlines
US5043714A (en) 1986-06-04 1991-08-27 Apple Computer, Inc. Video display apparatus
US5065230A (en) * 1988-09-27 1991-11-12 Mitsubishi Denki Kabushiki Kaisha Video signal processor for simultaneously reproducing a plurality of video information on a single monitor picture tube
US5097257A (en) 1989-12-26 1992-03-17 Apple Computer, Inc. Apparatus for providing output filtering from a frame buffer storing both video and graphics signals
US5142273A (en) 1990-09-20 1992-08-25 Ampex Corporation System for generating color blended video signal
US5155816A (en) 1989-02-10 1992-10-13 Intel Corporation Pipelined apparatus and method for controlled loading of floating point data in a microprocessor
US5206722A (en) * 1990-12-28 1993-04-27 At&T Bell Laboratories Remote channel switching for video on demand service
US5258747A (en) 1991-09-30 1993-11-02 Hitachi, Ltd. Color image displaying system and method thereof
US5262854A (en) 1992-02-21 1993-11-16 Rca Thomson Licensing Corporation Lower resolution HDTV receivers
US5307177A (en) 1990-11-20 1994-04-26 Matsushita Electric Industrial Co., Ltd. High-efficiency coding apparatus for compressing a digital video signal while controlling the coding bit rate of the compressed digital data so as to keep it constant
WO1994010641A1 (en) 1992-11-02 1994-05-11 The 3Do Company Audio/video computer architecture
US5321750A (en) * 1989-02-07 1994-06-14 Market Data Corporation Restricted information distribution system apparatus and methods
US5384912A (en) 1987-10-30 1995-01-24 New Microtime Inc. Real time video image processing system
US5387927A (en) * 1993-09-17 1995-02-07 Mpr Teltech Ltd. Method and apparatus for broadband transmission from a central office to a number of subscribers
US5396567A (en) 1990-11-16 1995-03-07 Siemens Aktiengesellschaft Process for adaptive quantization for the purpose of data reduction in the transmission of digital images
US5398211A (en) 1993-10-14 1995-03-14 Integrated Device Technology, Inc. Structure and method for providing prioritized arbitration in a dual port memory
US5404447A (en) 1991-12-30 1995-04-04 Apple Computer, Inc. Apparatus for manipulating image pixel streams to generate an output image pixel stream in response to a selected mode
US5418535A (en) 1993-10-25 1995-05-23 Cardion, Inc. Mixed radar/graphics indicator
US5432900A (en) 1992-06-19 1995-07-11 Intel Corporation Integrated graphics and video computer display system
US5434957A (en) 1992-07-22 1995-07-18 International Business Machines Corporation Method and apparatus for generating a color palette
US5434683A (en) 1991-05-14 1995-07-18 Fuji Xerox Co., Ltd. Color image editing apparatus
GB2287627A (en) 1994-03-01 1995-09-20 Vtech Electronics Ltd Windowed graphic video display system
US5467144A (en) 1992-01-08 1995-11-14 Thomson Consumer Electronics, Inc. Horizontal panning for PIP display in wide screen television
US5471411A (en) 1992-09-30 1995-11-28 Analog Devices, Inc. Interpolation filter with reduced set of filter coefficients
US5481296A (en) * 1993-08-06 1996-01-02 International Business Machines Corporation Apparatus and method for selectively viewing video information
WO1996006504A1 (en) 1994-08-19 1996-02-29 Thomson Consumer Electronics, Inc. Smart-card based access control system with improved security
US5515077A (en) 1992-10-09 1996-05-07 Hudson Soft Co. Ltd. Image processing system
US5526054A (en) 1995-03-27 1996-06-11 International Business Machines Corporation Apparatus for header generation
US5533182A (en) 1992-12-22 1996-07-02 International Business Machines Corporation Aural position indicating mechanism for viewable objects
US5546103A (en) 1993-08-06 1996-08-13 Intel Corporation Method and apparatus for displaying an image in a windowed environment
US5550594A (en) 1993-07-26 1996-08-27 Pixel Instruments Corp. Apparatus and method for synchronizing asynchronous signals
US5570296A (en) 1994-03-30 1996-10-29 Apple Computer, Inc. System and method for synchronized presentation of video and audio signals
US5577187A (en) 1994-05-20 1996-11-19 Microsoft Corporation Method and system for tiling windows based on previous position and size
EP0746116A2 (en) 1995-06-01 1996-12-04 Mitsubishi Denki Kabushiki Kaisha MPEG audio decoder
EP0752695A2 (en) 1995-07-05 1997-01-08 Sun Microsystems, Inc. Method and apparatus for simultaneously displaying graphics and video data on a computer display
US5600364A (en) 1992-12-09 1997-02-04 Discovery Communications, Inc. Network controller for cable television delivery systems
US5604514A (en) 1994-01-03 1997-02-18 International Business Machines Corporation Personal computer with combined graphics/image display system having pixel mode frame buffer interpretation
US5615376A (en) 1994-08-03 1997-03-25 Neomagic Corp. Clock management for power reduction in a video display sub-system
US5614952A (en) 1994-10-11 1997-03-25 Hitachi America, Ltd. Digital video decoder for decoding digital high definition and/or digital standard definition television signals
US5619337A (en) 1995-01-27 1997-04-08 Matsushita Electric Corporation Of America MPEG transport encoding/decoding system for recording transport streams
US5621906A (en) 1995-02-13 1997-04-15 The Trustees Of Columbia University In The City Of New York Perspective-based interface using an extended masthead
US5621869A (en) 1994-06-29 1997-04-15 Drews; Michael D. Multiple level computer graphics system with display level blending
US5625764A (en) 1993-03-16 1997-04-29 Matsushita Electric Industrial Co., Ltd. Weighted average circuit using digit shifting
US5625611A (en) 1993-01-06 1997-04-29 Sony Corporation Method of recording on a recording medium employing an automatic updating of management data by monitoring the signal being recorded
WO1997020281A1 (en) 1995-12-01 1997-06-05 Lsi Logic Corporation Integrated network browser chip, network browser system, and method for network data communication
US5638501A (en) 1993-05-10 1997-06-10 Apple Computer, Inc. Method and apparatus for displaying an overlay image
US5640543A (en) 1992-06-19 1997-06-17 Intel Corporation Scalable multimedia platform architecture
US5664162A (en) 1994-05-23 1997-09-02 Cirrus Logic, Inc. Graphics accelerator with dual memory controllers
US5694143A (en) 1994-06-02 1997-12-02 Accelerix Limited Single chip frame buffer and graphics accelerator
US5696527A (en) 1994-12-12 1997-12-09 Aurvision Corporation Multimedia overlay system for graphics and video
US5706478A (en) 1994-05-23 1998-01-06 Cirrus Logic, Inc. Display list processor for operating in processor and coprocessor modes
US5708764A (en) 1995-03-24 1998-01-13 International Business Machines Corporation Hotlinks between an annotation window and graphics window for interactive 3D graphics
US5719593A (en) 1994-12-23 1998-02-17 U.S. Philips Corporation Single frame buffer image processing system
US5727084A (en) 1995-06-27 1998-03-10 Motorola, Inc. Method and system for compressing a pixel map signal using block overlap
US5742779A (en) 1991-11-14 1998-04-21 Tolfa Corporation Method of communication using sized icons, text, and audio
US5745095A (en) 1995-12-13 1998-04-28 Microsoft Corporation Compositing digital information on a display screen based on screen descriptor
US5748983A (en) 1995-06-07 1998-05-05 Advanced Micro Devices, Inc. Computer system having a dedicated multimedia engine and multimedia memory having arbitration logic which grants main memory access to either the CPU or multimedia engine
EP0840505A2 (en) 1996-11-01 1998-05-06 Texas Instruments Incorporated System to multiplex and blend graphics OSD and motion video pictures for digital television
EP0840277A2 (en) 1996-11-01 1998-05-06 Texas Instruments Incorporated Window processing in an on screen display system
EP0840276A2 (en) 1996-11-01 1998-05-06 Texas Instruments Incorporated Window processing in an on screen display system
EP0840512A2 (en) 1996-11-01 1998-05-06 Texas Instruments Incorporated Integrated audio/video circuitry
US5751979A (en) 1995-05-31 1998-05-12 Unisys Corporation Video hardware for protected, multiprocessing systems
US5754185A (en) 1996-02-08 1998-05-19 Industrial Technology Research Institute Apparatus for blending pixels of a source object and destination plane
US5757377A (en) 1995-06-16 1998-05-26 Hewlett-Packard Company Expediting blending and interpolation via multiplication
US5758177A (en) 1995-09-11 1998-05-26 Advanced Microsystems, Inc. Computer system having separate digital and analog system chips for improved performance
US5761516A (en) 1996-05-03 1998-06-02 Lsi Logic Corporation Single chip multiprocessor architecture with internal task switching synchronization bus
US5764238A (en) 1993-09-10 1998-06-09 Ati Technologies Inc. Method and apparatus for scaling and blending an image to be displayed
US5790842A (en) 1996-10-11 1998-08-04 Divicom, Inc. Processing system with simultaneous utilization of multiple clock signals
US5790136A (en) 1992-12-01 1998-08-04 Sun Microsystems, Inc. Interleaving pixel data for a memory display interface
US5790795A (en) 1996-07-01 1998-08-04 Sun Microsystems, Inc. Media server system which employs a SCSI bus and which utilizes SCSI logical units to differentiate between transfer modes
US5793445A (en) 1993-09-30 1998-08-11 Ati Technologies Inc. Host CPU independent video processing unit
US5802063A (en) 1994-04-22 1998-09-01 Thomson Consumer Electronics, Inc. Conditional access filter as for a packet video signal inverse transport system
US5815137A (en) 1994-10-19 1998-09-29 Sun Microsystems, Inc. High speed display system having cursor multiplexing scheme
US5822676A (en) * 1995-12-14 1998-10-13 Time Warner Entertainment Co. L.P. Digital serialization of program events
US5828383A (en) 1995-06-23 1998-10-27 S3 Incorporated Controller for processing different pixel data types stored in the same display memory by use of tag bits
US5831615A (en) 1994-09-30 1998-11-03 Intel Corporation Method and apparatus for redrawing transparent windows
EP0880277A2 (en) 1997-05-21 1998-11-25 Sony United Kingdom Limited Demultiplexer
US5844608A (en) 1996-12-12 1998-12-01 Thomson Consumer Electronics, Inc. Picture element processor for a memory management system
US5848367A (en) * 1996-09-13 1998-12-08 Sony Corporation System and method for sharing a non-volatile memory element as a boot device
US5856975A (en) * 1993-10-20 1999-01-05 Lsi Logic Corporation High speed single chip digital video network apparatus
US5864345A (en) 1996-05-28 1999-01-26 Intel Corporation Table-based color conversion to different RGB16 formats
US5867166A (en) 1995-08-04 1999-02-02 Microsoft Corporation Method and system for generating images using Gsprites
US5870622A (en) 1995-06-07 1999-02-09 Advanced Micro Devices, Inc. Computer system and method for transferring commands and data to a dedicated multimedia engine
US5870087A (en) * 1996-11-13 1999-02-09 Lsi Logic Corporation MPEG decoder system and method having a unified memory for transport decode and system controller functions
US5874967A (en) 1995-06-06 1999-02-23 International Business Machines Corporation Graphics system and process for blending graphics display layers
US5894300A (en) 1995-09-28 1999-04-13 Nec Corporation Color image display apparatus and method therefor
US5912710A (en) * 1996-12-18 1999-06-15 Kabushiki Kaisha Toshiba System and method for controlling a display of graphics data pixels on a video monitor having a different display aspect ratio than the pixel aspect ratio
US5914728A (en) 1992-02-28 1999-06-22 Hitachi, Ltd. Motion image display apparatus
US5920682A (en) 1996-09-20 1999-07-06 Seiko Epson Corporation Multiple layer cluster dither matrix for reducing artifacts in printed images
US5920572A (en) 1995-06-30 1999-07-06 Divicom Inc. Transport stream decoder/demultiplexer for hierarchically organized audio-video streams
US5923316A (en) 1996-10-15 1999-07-13 Ati Technologies Incorporated Optimized color space conversion
US5923385A (en) 1996-10-11 1999-07-13 C-Cube Microsystems Inc. Processing system with single-buffered display capture
US5926647A (en) 1996-10-11 1999-07-20 Divicom Inc. Processing system with dynamic alteration of a color look-up table
US5940089A (en) 1995-11-13 1999-08-17 Ati Technologies Method and apparatus for displaying multiple windows on a display monitor
US5941968A (en) 1997-04-14 1999-08-24 Advanced Micro Devices, Inc. Computer system for concurrent data transferring between graphic controller and unified system memory and between CPU and expansion bus device
US5949439A (en) 1996-08-15 1999-09-07 Chromatic Research, Inc. Computing apparatus and operating method using software queues to improve graphics performance
US5951664A (en) 1995-11-20 1999-09-14 Advanced Micro Devices, Inc. Computer system having a multimedia bus and including improved time slotting and bus allocation
US5956041A (en) 1992-01-29 1999-09-21 International Business Machines Corporation Method and device for volume rendering using concentric spherical slicing isosurfaces
US5960464A (en) 1996-08-23 1999-09-28 Stmicroelectronics, Inc. Memory sharing architecture for a decoding in a computer system
US5959637A (en) 1995-06-23 1999-09-28 Cirrus Logic, Inc. Method and apparatus for executing a raster operation in a graphics controller circuit
US5959626A (en) 1997-05-22 1999-09-28 International Business Machines Corporation Method and apparatus for manipulating very long lists of data displayed in a graphical user interface using a layered list mechanism
US5963262A (en) 1997-06-30 1999-10-05 Cirrus Logic, Inc. System and method for scaling images and reducing flicker in interlaced television images converted from non-interlaced computer graphics data
US5963201A (en) 1992-05-11 1999-10-05 Apple Computer, Inc. Color processing system
US5977997A (en) * 1997-03-06 1999-11-02 Lsi Logic Corporation Single chip computer having integrated MPEG and graphical processors
US5977933A (en) 1996-01-11 1999-11-02 S3, Incorporated Dual image computer display controller
US5978509A (en) 1996-10-23 1999-11-02 Texas Instruments Incorporated Low power video decoder system with block-based motion compensation
US5982459A (en) 1995-05-31 1999-11-09 8×8, Inc. Integrated multimedia communications processor and codec
US5982381A (en) 1997-07-03 1999-11-09 Microsoft Corporation Method and apparatus for modifying a cutout image for compositing
US5987555A (en) 1997-12-22 1999-11-16 Compaq Computer Corporation Dynamic delayed transaction discard counter in a bus bridge of a computer system
US6002411A (en) 1994-11-16 1999-12-14 Interactive Silicon, Inc. Integrated video and memory controller with data processing and graphical processing capabilities
US6002882A (en) 1997-11-03 1999-12-14 Analog Devices, Inc. Bidirectional communication port for digital signal processor
US6006303A (en) 1997-08-28 1999-12-21 Oki Electric Industry Co., Inc. Priority encoding and decoding for memory architecture
US6005546A (en) 1996-03-21 1999-12-21 S3 Incorporated Hardware assist for YUV data format conversion to software MPEG decoder
US6011548A (en) * 1998-09-04 2000-01-04 Cyberstar, L.P. System for integrating satellite boardband data distributed over a cable TV network with legacy corporate local area networks
US6014694A (en) * 1997-06-26 2000-01-11 Citrix Systems, Inc. System for adaptive video/audio transport over a network
US6018803A (en) 1996-12-17 2000-01-25 Intel Corporation Method and apparatus for detecting bus utilization in a computer system based on a number of bus events per sample period
US6023738A (en) 1998-03-30 2000-02-08 Nvidia Corporation Method and apparatus for accelerating the transfer of graphical images
US6023302A (en) 1996-03-07 2000-02-08 Powertv, Inc. Blending of video images in a home communications terminal
US6028583A (en) 1998-01-16 2000-02-22 Adobe Systems, Inc. Compound layers for composited image manipulation
US6038031A (en) 1997-07-28 2000-03-14 3Dlabs, Ltd 3D graphics object copying with reduced edge artifacts
US6046740A (en) 1997-02-07 2000-04-04 Seque Software, Inc. Application testing with virtual object recognition
US6064676A (en) 1998-01-14 2000-05-16 Skystream Corporation Remultipelxer cache architecture and memory organization for storing video program bearing transport packets and descriptors
WO2000028518A2 (en) 1998-11-09 2000-05-18 Broadcom Corporation Graphics display system
US6078305A (en) 1996-11-08 2000-06-20 Nec Corporation Device and method displaying a mesh effect with line buffer
US6081854A (en) 1998-03-26 2000-06-27 Nvidia Corporation System for providing fast transfers to input/output device by assuring commands from only one application program reside in FIFO
US6088046A (en) 1997-10-02 2000-07-11 Cirrus Logic, Inc. Host DMA through subsystem XY processing
US6088355A (en) 1996-10-11 2000-07-11 C-Cube Microsystems, Inc. Processing system with pointer-based ATM segmentation and reassembly
US6092124A (en) 1998-04-17 2000-07-18 Nvidia Corporation Method and apparatus for accelerating the rendering of images
US6098046A (en) 1994-10-12 2000-08-01 Pixel Instruments Frequency converter system
US6100899A (en) * 1997-10-02 2000-08-08 Silicon Graphics, Inc. System and method for performing high-precision, multi-channel blending using multiple blending passes
US6100826A (en) 1997-04-04 2000-08-08 Samsung Electronics Co., Ltd. Symbol decoding method and apparatus
US6105048A (en) 1995-08-18 2000-08-15 Siemens Aktiengesellschaft Apparatus and method for the real-time processing of a plurality of tasks
US6108014A (en) 1994-11-16 2000-08-22 Interactive Silicon, Inc. System and method for simultaneously displaying a plurality of video data objects having a different bit per pixel formats
US6111896A (en) 1998-01-14 2000-08-29 Skystream Corporation Remultiplexer for video program bearing transport streams with program clock reference time stamp adjustment
US6111882A (en) * 1996-08-22 2000-08-29 Fujitsu Limited On-demand system
US6121978A (en) 1998-01-07 2000-09-19 Ati Technologies, Inc. Method and apparatus for graphics scaling
WO2000055970A2 (en) 1999-03-18 2000-09-21 Webtv Networks, Inc. A system and method for efficiently tuning to channels where a variety of different broadcast transmission types is being used
US6124865A (en) 1991-08-21 2000-09-26 Digital Equipment Corporation Duplicate cache tag store for computer graphics system
US6125410A (en) 1997-08-02 2000-09-26 U.S. Philips Corporation D.M.A. controller that determines whether the mode of operation as either interrupt or D.M.A. via single control line
US6133901A (en) 1998-03-31 2000-10-17 Silicon Graphics, Inc. Method and system for width independent antialiasing
US6151074A (en) 1997-09-30 2000-11-21 Texas Instruments Incorporated Integrated MPEG decoder and image resizer for SLM-based digital display system
US6151030A (en) 1998-05-27 2000-11-21 Intel Corporation Method of creating transparent graphics
US6157415A (en) 1998-12-15 2000-12-05 Ati International Srl Method and apparatus for dynamically blending image input layers
US6157978A (en) 1998-09-16 2000-12-05 Neomagic Corp. Multimedia round-robin arbitration with phantom slots for super-priority real-time agent
US6167498A (en) 1997-10-02 2000-12-26 Cirrus Logic, Inc. Circuits systems and methods for managing data requests between memory subsystems operating in response to multiple address formats
US6169843B1 (en) 1995-12-01 2001-01-02 Harmonic, Inc. Recording and playback of audio-video transport streams
US6184908B1 (en) 1998-04-27 2001-02-06 Ati Technologies, Inc. Method and apparatus for co-processing video graphics data
US6199131B1 (en) 1997-12-22 2001-03-06 Compaq Computer Corporation Computer system employing optimized delayed transaction arbitration technique
US6205260B1 (en) 1996-12-30 2001-03-20 Sharp Laboratories Of America, Inc. Sprite-based video coding system with automatic segmentation integrated into coding and sprite building processes
US6204859B1 (en) 1997-10-15 2001-03-20 Digital Equipment Corporation Method and apparatus for compositing colors of images with memory constraints for storing pixel data
US6208354B1 (en) 1998-11-03 2001-03-27 Ati International Srl Method and apparatus for displaying multiple graphics images in a mixed video graphics display
US6212590B1 (en) 1997-12-22 2001-04-03 Compaq Computer Corporation Computer system having integrated bus bridge design with delayed transaction arbitration mechanism employed within laptop computer docked to expansion base
US6229550B1 (en) 1998-09-04 2001-05-08 Sportvision, Inc. Blending a graphic
US6239810B1 (en) 1995-11-22 2001-05-29 Nintendo Co., Ltd. High performance low cost video game system with coprocessor providing high speed efficient 3D graphics and digital audio signal processing
US6252608B1 (en) 1995-08-04 2001-06-26 Microsoft Corporation Method and system for improving shadowing in a graphics rendering system
US6263019B1 (en) 1998-10-09 2001-07-17 Matsushita Electric Industrial Co., Ltd. Variable rate MPEG-2 video syntax processor
US6263396B1 (en) * 1996-11-01 2001-07-17 Texas Instruments Incorporated Programmable interrupt controller with interrupt set/reset register and dynamically alterable interrupt mask for a single interrupt processor
US6266072B1 (en) 1995-04-05 2001-07-24 Hitachi, Ltd Graphics system
US6266753B1 (en) 1997-07-10 2001-07-24 Cirrus Logic, Inc. Memory manager for multi-media apparatus and method therefor
US6269107B1 (en) 1997-02-05 2001-07-31 Lg Electronics, Inc. Device and method for demultiplexing transport stream
US6271826B1 (en) 1996-12-06 2001-08-07 U.S. Philips Corporation Mixing a graphics signal and a video signal
WO2001074079A1 (en) 2000-03-29 2001-10-04 Sony Electronics, Inc. Set top box comprising modular functional blocks
US6311204B1 (en) 1996-10-11 2001-10-30 C-Cube Semiconductor Ii Inc. Processing system with register-based process sharing
US6320619B1 (en) 1997-12-11 2001-11-20 Intel Corporation Flicker filter circuit
US6327000B1 (en) 1999-04-02 2001-12-04 Teralogic, Inc. Efficient image scaling for scan rate conversion
US6326984B1 (en) 1998-11-03 2001-12-04 Ati International Srl Method and apparatus for storing and displaying video image data in a video graphics system
US6335746B1 (en) 1996-07-26 2002-01-01 Canon Kabushiki Kaisha Information processing method and apparatus for displaying a list of a plurality of image data files and a list of search results
US6337703B1 (en) 1998-01-08 2002-01-08 Macromedia, Inc. Method and apparatus for screen object manipulation
US6351474B1 (en) 1998-01-14 2002-02-26 Skystream Networks Inc. Network distributed remultiplexer for video program bearing transport streams
US6351471B1 (en) 1998-01-14 2002-02-26 Skystream Networks Inc. Brandwidth optimization of video program bearing transport streams
US20020029284A1 (en) * 1998-10-06 2002-03-07 Rahul Agarwal System and method for providing random access to a multimedia object over a network
US6362827B1 (en) 1996-02-06 2002-03-26 Sony Computer Entertainment Inc. Apparatus and method for displaying a plurality of generated video images and externally supplied image data
US6411333B1 (en) 1999-04-02 2002-06-25 Teralogic, Inc. Format conversion using patch-based filtering
US20020107909A1 (en) * 2001-02-02 2002-08-08 Eyer Mark Kenneth Selective capture and storage of A/V objects in an interactive multimedia system
US6526583B1 (en) * 1999-03-05 2003-02-25 Teralogic, Inc. Interactive set-top box having a unified memory architecture
US6573905B1 (en) 1999-11-09 2003-06-03 Broadcom Corporation Video and graphics system with parallel processing of graphics windows
US6631522B1 (en) * 1998-01-20 2003-10-07 David Erdelyi Method and system for indexing, sorting, and displaying a video database
US6647069B1 (en) * 1998-05-01 2003-11-11 Texas Instruments Incorporated Method and apparatus for capacity increase and enhanced communications performance in CATV networks
US6785902B1 (en) * 1999-12-20 2004-08-31 Webtv Networks, Inc. Document data structure and method for integrating broadcast television with web pages
US6865746B1 (en) * 1998-12-03 2005-03-08 United Video Properties, Inc. Electronic program guide with related-program search feature
US20050071882A1 (en) * 1999-06-11 2005-03-31 Rodriguez Arturo A. Systems and method for adaptive scheduling and dynamic bandwidth resource allocation management in a digital broadband delivery system
US20050160452A1 (en) * 1995-05-05 2005-07-21 Microsoft Corporation Interactive program summary panel
US6961430B1 (en) * 1999-11-10 2005-11-01 The Directv Group, Inc. Method and apparatus for background caching of encrypted programming data for later playback
US7039245B1 (en) * 1998-02-16 2006-05-02 Canal + Technologies Processing of digital picture data in a decoder
US7200859B1 (en) * 2000-11-22 2007-04-03 Digeo, Inc. Apparatus and method for intelligent multimedia compression and distribution
US7365757B1 (en) * 1998-12-17 2008-04-29 Ati International Srl Method and apparatus for independent video and graphics scaling in a video graphics system

Family Cites Families (84)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4020322A (en) * 1976-05-14 1977-04-26 Muse Edward T Multi smoker
JPH033165A (en) 1989-05-31 1991-01-09 Sony Corp Optical disk reproducing device
US5539891A (en) 1989-10-13 1996-07-23 Texas Instruments Incorporated Data transfer control circuit with a sequencer circuit and control subcircuits and data control method for successively entering data into a memory
US5598545A (en) 1989-10-13 1997-01-28 Texas Instruments Incorporated Circuitry and method for performing two operating instructions during a single clock in a processing device
US5765010A (en) 1989-10-13 1998-06-09 Texas Instruments Incorporated Timing and control circuit and method for a synchronous vector processor
FR2670969B1 (en) * 1990-12-19 1993-04-16 France Etat data transmission system by distribution in time-frequency space, with structured channels.
JP2707864B2 (en) 1991-04-18 1998-02-04 松下電器産業株式会社 Recording and reproducing apparatus
US5371877A (en) 1991-12-31 1994-12-06 Apple Computer, Inc. Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memory
DE69315969T2 (en) 1992-12-15 1998-07-30 Sun Microsystems Inc Displaying information in a display system with transparent windows
US6434319B1 (en) 1994-01-19 2002-08-13 Thomson Licensing S.A. Digital video tape recorder for digital HDTV
JP4018159B2 (en) 1993-06-28 2007-12-05 株式会社ルネサステクノロジ The semiconductor integrated circuit
US5469223A (en) 1993-10-13 1995-11-21 Auravision Corporation Shared line buffer architecture for a video processing circuit
EP0656708A1 (en) * 1993-12-03 1995-06-07 International Business Machines Corporation System and method for the transmission and validation of an updated encryption key between two users
US5488385A (en) 1994-03-03 1996-01-30 Trident Microsystems, Inc. Multiple concurrent display system
US5420866A (en) * 1994-03-29 1995-05-30 Scientific-Atlanta, Inc. Methods for providing conditional access information to decoders in a packet-based multiplexed communications system
US5808627A (en) 1994-04-22 1998-09-15 Apple Computer, Inc. Method and apparatus for increasing the speed of rendering of objects in a display system
US5638499A (en) 1994-05-27 1997-06-10 O'connor; Michael Image composition method and apparatus for developing, storing and reproducing image data using absorption, reflection and transmission properties of images to be combined
DE4423224C2 (en) 1994-07-01 1998-02-26 Harris Corp A video signal decoder and method for decoding video signals
DE4423214C2 (en) 1994-07-01 1998-02-12 Harris Corp Multistandard decoder for video signals and method for decoding video signals
JP3076201B2 (en) 1994-07-28 2000-08-14 日本電気株式会社 Image data decompression method
US5610983A (en) 1994-09-30 1997-03-11 Thomson Consumer Electronics, Inc. Apparatus for detecting a synchronization component in a satellite transmission system receiver
US5623311A (en) 1994-10-28 1997-04-22 Matsushita Electric Corporation Of America MPEG video decoder having a high bandwidth memory
US5598525A (en) 1995-01-23 1997-01-28 Cirrus Logic, Inc. Apparatus, systems and methods for controlling graphics and video data in multimedia data processing and display systems
US5734589A (en) * 1995-01-31 1998-03-31 Bell Atlantic Network Services, Inc. Digital entertainment terminal with channel mapping
US5627836A (en) * 1995-01-31 1997-05-06 Bell Atlantic Network Services, Inc. VPI/VCI administration
JP3716441B2 (en) 1995-02-09 2005-11-16 ヤマハ株式会社 Image decoder
DE69631393T2 (en) * 1995-03-29 2004-10-21 Hitachi Ltd Decoder for compressed and multiplexed video and audio data
US5708961A (en) * 1995-05-01 1998-01-13 Bell Atlantic Network Services, Inc. Wireless on-premises video distribution using digital multiplexing
JPH08328941A (en) 1995-05-31 1996-12-13 Nec Corp Memory access control circuit
US5835941A (en) 1995-11-17 1998-11-10 Micron Technology Inc. Internally cached static random access memory architecture
US5914725A (en) 1996-03-07 1999-06-22 Powertv, Inc. Interpolation of pixel values and alpha values in a computer graphics display device
US5903281A (en) 1996-03-07 1999-05-11 Powertv, Inc. List controlled video operations
JP3387769B2 (en) * 1996-04-05 2003-03-17 松下電器産業株式会社 Video data transmission method, the video data transmitting apparatus, and the video data reproducing apparatus
US5961603A (en) 1996-04-10 1999-10-05 Worldgate Communications, Inc. Access system and method for providing interactive access to an information source through a networked distribution system
US6006286A (en) 1996-04-26 1999-12-21 Texas Instruments Incorporated System for controlling data packet transfers by associating plurality of data packet transfer control instructions in packet control list including plurality of related logical functions
US5802579A (en) 1996-05-16 1998-09-01 Hughes Electronics Corporation System and method for simultaneously reading and writing data in a random access memory
US5838678A (en) * 1996-07-24 1998-11-17 Davis; Joseph W. Method and device for preprocessing streams of encoded data to facilitate decoding streams back-to back
EP0823823A3 (en) * 1996-08-07 2001-02-14 Matsushita Electric Industrial Co., Ltd. Digital broadcasting system
JP3268980B2 (en) 1996-09-02 2002-03-25 インターナショナル・ビジネス・マシーンズ・コーポレーション Data buffering system
WO1998012874A1 (en) 1996-09-17 1998-03-26 Diva Systems Corporation Set top terminal for an interactive information distribution system
US5953691A (en) 1996-10-11 1999-09-14 Divicom, Inc. Processing system with graphics data prescaling
US5889949A (en) 1996-10-11 1999-03-30 C-Cube Microsystems Processing system with memory arbitrating between memory access requests in a set top box
US5896136A (en) 1996-10-30 1999-04-20 Hewlett Packard Company Computer graphics system with improved blending
US5982425A (en) 1996-12-23 1999-11-09 Intel Corporation Method and apparatus for draining video data from a planarized video buffer
US5951644A (en) 1996-12-24 1999-09-14 Apple Computer, Inc. System for predicting and managing network performance by managing and monitoring resourse utilization and connection of network
US6134378A (en) 1997-04-06 2000-10-17 Sony Corporation Video signal processing device that facilitates editing by producing control information from detected video signal information
US5906478A (en) * 1997-06-03 1999-05-25 Wagner; Wesley L. Absorbing belt pumping device
US6067322A (en) 1997-06-04 2000-05-23 Microsoft Corporation Half pixel motion estimation in motion video signal encoding
US6236727B1 (en) 1997-06-24 2001-05-22 International Business Machines Corporation Apparatus, method and computer program product for protecting copyright data within a computer system
US5854761A (en) 1997-06-26 1998-12-29 Sun Microsystems, Inc. Cache memory array which stores two-way set associative data
US6111611A (en) * 1997-07-10 2000-08-29 Thomson Consumer Electronics System for forming and processing program specific information suitable for terrestrial, cable or satellite broadcast
US6115074A (en) * 1997-07-10 2000-09-05 Ozkan; Mehmet Kemal System for forming and processing program map information suitable for terrestrial, cable or satellite broadcast
US5907295A (en) 1997-08-04 1999-05-25 Neomagic Corp. Audio sample-rate conversion using a linear-interpolation stage with a multi-tap low-pass filter requiring reduced coefficient storage
US5982305A (en) 1997-09-17 1999-11-09 Microsoft Corporation Sample rate converter
US6072771A (en) * 1997-09-26 2000-06-06 International Business Machines Corporation Detection of errors in table data
US6078594A (en) * 1997-09-26 2000-06-20 International Business Machines Corporation Protocol and procedure for automated channel change in an MPEG-2 compliant datastream
US6115422A (en) * 1997-09-26 2000-09-05 International Business Machines Corporation Protocol and procedure for time base change in an MPEG-2 compliant datastream
US6353460B1 (en) 1997-09-30 2002-03-05 Matsushita Electric Industrial Co., Ltd. Television receiver, video signal processing device, image processing device and image processing method
RU2000111530A (en) 1997-10-02 2002-05-27 Каналь+Сосьетэ Аноним A method and apparatus for encrypted broadcast data stream
US6281873B1 (en) 1997-10-09 2001-08-28 Fairchild Semiconductor Corporation Video line rate vertical scaler
US6061094A (en) 1997-11-12 2000-05-09 U.S. Philips Corporation Method and apparatus for scaling and reducing flicker with dynamic coefficient weighting
US6339434B1 (en) 1997-11-24 2002-01-15 Pixelworks Image scaling circuit for fixed pixed resolution display
US6208671B1 (en) 1998-01-20 2001-03-27 Cirrus Logic, Inc. Asynchronous sample rate converter
US6326963B1 (en) 1998-01-22 2001-12-04 Nintendo Co., Ltd. Method and apparatus for efficient animation and collision detection using local coordinate systems
JPH11225292A (en) 1998-02-04 1999-08-17 Sony Corp Digital broadcast receiver and reception method
US6496186B1 (en) 1998-02-17 2002-12-17 Sun Microsystems, Inc. Graphics system having a super-sampled sample buffer with generation of output pixels using selective adjustment of filtering for reduced artifacts
US6178486B1 (en) 1998-02-19 2001-01-23 Quantum Corporation Time allocation shared memory arbitration for disk drive controller
US6374244B1 (en) 1998-04-01 2002-04-16 Matsushita Electric Industrial Co., Ltd. Data transfer device
US6275501B1 (en) 1998-04-21 2001-08-14 Hewlett-Packard Company Media access controller capable of connecting to a serial physical layer device and a media independent interface (MII) physical layer device
US6144392A (en) 1998-04-30 2000-11-07 Ati Technologies, Inc. Method and apparatus for formatting a texture in a frame buffer
US6496862B1 (en) * 1998-08-25 2002-12-17 Mitsubishi Electric Research Laboratories, Inc. Remote monitoring and control of devices connected to an IEEE 1394 bus via a gateway device
US6263023B1 (en) 1998-10-15 2001-07-17 International Business Machines Corporation High definition television decoder
KR100363159B1 (en) 1998-10-17 2003-01-24 삼성전자 주식회사 Digital receiver for simultaneously receiveing multiple channel, and display control method
US6466624B1 (en) 1998-10-28 2002-10-15 Pixonics, Llc Video decoder with bit stream based enhancements
US6215703B1 (en) 1998-12-04 2001-04-10 Intel Corporation In order queue inactivity timer to improve DRAM arbiter operation
US6714994B1 (en) * 1998-12-23 2004-03-30 Advanced Micro Devices, Inc. Host bridge translating non-coherent packets from non-coherent link to coherent packets on conherent link and vice versa
JP4391610B2 (en) 1998-12-25 2009-12-24 パナソニック株式会社 Transport stream processing device
US6519283B1 (en) * 1999-01-25 2003-02-11 International Business Machines Corporation Integrated video processing system having multiple video sources and implementing picture-in-picture with on-screen display graphics
WO2000049825A1 (en) * 1999-02-19 2000-08-24 Aersoft Limited A transaction orientated data transport mechanism for use in digital cellular networks
US6408436B1 (en) 1999-03-18 2002-06-18 Next Level Communications Method and apparatus for cross-connection of video signals
US6240553B1 (en) * 1999-03-31 2001-05-29 Diva Systems Corporation Method for providing scalable in-band and out-of-band access within a video-on-demand environment
US6421460B1 (en) 1999-05-06 2002-07-16 Adobe Systems Incorporated Blending colors in the presence of transparency
US6697872B1 (en) * 1999-10-15 2004-02-24 Cisco Technology Distributed packet processing using encapsulation and decapsulation chains
US6426755B1 (en) 2000-05-16 2002-07-30 Sun Microsystems, Inc. Graphics system using sample tags for blur

Patent Citations (202)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6169843A (en)
US4020332A (en) 1975-09-24 1977-04-26 Bell Telephone Laboratories, Incorporated Interpolation-decimation circuit for increasing or decreasing digital sampling frequency
US4367466A (en) 1980-06-24 1983-01-04 Nintendo Co., Ltd. Display control apparatus of scanning type display
US4532547A (en) 1982-03-31 1985-07-30 Ampex Corporation Video device synchronization system
US4959718A (en) 1982-03-31 1990-09-25 Ampex Corporation Video device synchronization system
US4679040A (en) 1984-04-30 1987-07-07 The Singer Company Computer-generated image system to display translucent features with anti-aliasing
US4688033A (en) 1984-10-25 1987-08-18 International Business Machines Corporation Merged data storage panel display
US5043714A (en) 1986-06-04 1991-08-27 Apple Computer, Inc. Video display apparatus
US5384912A (en) 1987-10-30 1995-01-24 New Microtime Inc. Real time video image processing system
US4954970A (en) 1988-04-08 1990-09-04 Walker James T Video overlay image processing apparatus
US4967392A (en) 1988-07-27 1990-10-30 Alliant Computer Systems Corporation Drawing processor for computer graphic system using a plurality of parallel processors which each handle a group of display screen scanlines
US5065230A (en) * 1988-09-27 1991-11-12 Mitsubishi Denki Kabushiki Kaisha Video signal processor for simultaneously reproducing a plurality of video information on a single monitor picture tube
US5321750A (en) * 1989-02-07 1994-06-14 Market Data Corporation Restricted information distribution system apparatus and methods
US5155816A (en) 1989-02-10 1992-10-13 Intel Corporation Pipelined apparatus and method for controlled loading of floating point data in a microprocessor
US5097257A (en) 1989-12-26 1992-03-17 Apple Computer, Inc. Apparatus for providing output filtering from a frame buffer storing both video and graphics signals
US5142273A (en) 1990-09-20 1992-08-25 Ampex Corporation System for generating color blended video signal
US5396567A (en) 1990-11-16 1995-03-07 Siemens Aktiengesellschaft Process for adaptive quantization for the purpose of data reduction in the transmission of digital images
US5307177A (en) 1990-11-20 1994-04-26 Matsushita Electric Industrial Co., Ltd. High-efficiency coding apparatus for compressing a digital video signal while controlling the coding bit rate of the compressed digital data so as to keep it constant
US5206722A (en) * 1990-12-28 1993-04-27 At&T Bell Laboratories Remote channel switching for video on demand service
US5434683A (en) 1991-05-14 1995-07-18 Fuji Xerox Co., Ltd. Color image editing apparatus
US6124865A (en) 1991-08-21 2000-09-26 Digital Equipment Corporation Duplicate cache tag store for computer graphics system
US5258747A (en) 1991-09-30 1993-11-02 Hitachi, Ltd. Color image displaying system and method thereof
US5742779A (en) 1991-11-14 1998-04-21 Tolfa Corporation Method of communication using sized icons, text, and audio
US5404447A (en) 1991-12-30 1995-04-04 Apple Computer, Inc. Apparatus for manipulating image pixel streams to generate an output image pixel stream in response to a selected mode
US5467144A (en) 1992-01-08 1995-11-14 Thomson Consumer Electronics, Inc. Horizontal panning for PIP display in wide screen television
US5956041A (en) 1992-01-29 1999-09-21 International Business Machines Corporation Method and device for volume rendering using concentric spherical slicing isosurfaces
US5262854A (en) 1992-02-21 1993-11-16 Rca Thomson Licensing Corporation Lower resolution HDTV receivers
US5914728A (en) 1992-02-28 1999-06-22 Hitachi, Ltd. Motion image display apparatus
US5963201A (en) 1992-05-11 1999-10-05 Apple Computer, Inc. Color processing system
US5640543A (en) 1992-06-19 1997-06-17 Intel Corporation Scalable multimedia platform architecture
US5432900A (en) 1992-06-19 1995-07-11 Intel Corporation Integrated graphics and video computer display system
US5434957A (en) 1992-07-22 1995-07-18 International Business Machines Corporation Method and apparatus for generating a color palette
US5471411A (en) 1992-09-30 1995-11-28 Analog Devices, Inc. Interpolation filter with reduced set of filter coefficients
US5515077A (en) 1992-10-09 1996-05-07 Hudson Soft Co. Ltd. Image processing system
WO1994010641A1 (en) 1992-11-02 1994-05-11 The 3Do Company Audio/video computer architecture
US5790136A (en) 1992-12-01 1998-08-04 Sun Microsystems, Inc. Interleaving pixel data for a memory display interface
US6160989A (en) 1992-12-09 2000-12-12 Discovery Communications, Inc. Network controller for cable television delivery systems
US5600364A (en) 1992-12-09 1997-02-04 Discovery Communications, Inc. Network controller for cable television delivery systems
US5533182A (en) 1992-12-22 1996-07-02 International Business Machines Corporation Aural position indicating mechanism for viewable objects
US5625611A (en) 1993-01-06 1997-04-29 Sony Corporation Method of recording on a recording medium employing an automatic updating of management data by monitoring the signal being recorded
US5625764A (en) 1993-03-16 1997-04-29 Matsushita Electric Industrial Co., Ltd. Weighted average circuit using digit shifting
US5638501A (en) 1993-05-10 1997-06-10 Apple Computer, Inc. Method and apparatus for displaying an overlay image
US5949432A (en) 1993-05-10 1999-09-07 Apple Computer, Inc. Method and apparatus for providing translucent images on a computer display
US5550594A (en) 1993-07-26 1996-08-27 Pixel Instruments Corp. Apparatus and method for synchronizing asynchronous signals
US5481296A (en) * 1993-08-06 1996-01-02 International Business Machines Corporation Apparatus and method for selectively viewing video information
US5546103A (en) 1993-08-06 1996-08-13 Intel Corporation Method and apparatus for displaying an image in a windowed environment
US5764238A (en) 1993-09-10 1998-06-09 Ati Technologies Inc. Method and apparatus for scaling and blending an image to be displayed
US5387927A (en) * 1993-09-17 1995-02-07 Mpr Teltech Ltd. Method and apparatus for broadband transmission from a central office to a number of subscribers
US5793445A (en) 1993-09-30 1998-08-11 Ati Technologies Inc. Host CPU independent video processing unit
US5398211A (en) 1993-10-14 1995-03-14 Integrated Device Technology, Inc. Structure and method for providing prioritized arbitration in a dual port memory
US5856975A (en) * 1993-10-20 1999-01-05 Lsi Logic Corporation High speed single chip digital video network apparatus
US5418535A (en) 1993-10-25 1995-05-23 Cardion, Inc. Mixed radar/graphics indicator
US5604514A (en) 1994-01-03 1997-02-18 International Business Machines Corporation Personal computer with combined graphics/image display system having pixel mode frame buffer interpretation
GB2287627A (en) 1994-03-01 1995-09-20 Vtech Electronics Ltd Windowed graphic video display system
US5570296A (en) 1994-03-30 1996-10-29 Apple Computer, Inc. System and method for synchronized presentation of video and audio signals
US5802063A (en) 1994-04-22 1998-09-01 Thomson Consumer Electronics, Inc. Conditional access filter as for a packet video signal inverse transport system
US5577187A (en) 1994-05-20 1996-11-19 Microsoft Corporation Method and system for tiling windows based on previous position and size
US5706478A (en) 1994-05-23 1998-01-06 Cirrus Logic, Inc. Display list processor for operating in processor and coprocessor modes
US5664162A (en) 1994-05-23 1997-09-02 Cirrus Logic, Inc. Graphics accelerator with dual memory controllers
US5694143A (en) 1994-06-02 1997-12-02 Accelerix Limited Single chip frame buffer and graphics accelerator
US5621869A (en) 1994-06-29 1997-04-15 Drews; Michael D. Multiple level computer graphics system with display level blending
US5615376A (en) 1994-08-03 1997-03-25 Neomagic Corp. Clock management for power reduction in a video display sub-system
WO1996006504A1 (en) 1994-08-19 1996-02-29 Thomson Consumer Electronics, Inc. Smart-card based access control system with improved security
US5831615A (en) 1994-09-30 1998-11-03 Intel Corporation Method and apparatus for redrawing transparent windows
US5635985A (en) 1994-10-11 1997-06-03 Hitachi America, Ltd. Low cost joint HD/SD television decoder methods and apparatus
US5614952A (en) 1994-10-11 1997-03-25 Hitachi America, Ltd. Digital video decoder for decoding digital high definition and/or digital standard definition television signals
US6098046A (en) 1994-10-12 2000-08-01 Pixel Instruments Frequency converter system
US5815137A (en) 1994-10-19 1998-09-29 Sun Microsystems, Inc. High speed display system having cursor multiplexing scheme
US6002411A (en) 1994-11-16 1999-12-14 Interactive Silicon, Inc. Integrated video and memory controller with data processing and graphical processing capabilities
US6108014A (en) 1994-11-16 2000-08-22 Interactive Silicon, Inc. System and method for simultaneously displaying a plurality of video data objects having a different bit per pixel formats
US5696527A (en) 1994-12-12 1997-12-09 Aurvision Corporation Multimedia overlay system for graphics and video
US5719593A (en) 1994-12-23 1998-02-17 U.S. Philips Corporation Single frame buffer image processing system
US5619337A (en) 1995-01-27 1997-04-08 Matsushita Electric Corporation Of America MPEG transport encoding/decoding system for recording transport streams
US5621906A (en) 1995-02-13 1997-04-15 The Trustees Of Columbia University In The City Of New York Perspective-based interface using an extended masthead
US5708764A (en) 1995-03-24 1998-01-13 International Business Machines Corporation Hotlinks between an annotation window and graphics window for interactive 3D graphics
US5526054A (en) 1995-03-27 1996-06-11 International Business Machines Corporation Apparatus for header generation
US6266072B1 (en) 1995-04-05 2001-07-24 Hitachi, Ltd Graphics system
US20050160452A1 (en) * 1995-05-05 2005-07-21 Microsoft Corporation Interactive program summary panel
US5751979A (en) 1995-05-31 1998-05-12 Unisys Corporation Video hardware for protected, multiprocessing systems
US5982459A (en) 1995-05-31 1999-11-09 8×8, Inc. Integrated multimedia communications processor and codec
EP0746116A2 (en) 1995-06-01 1996-12-04 Mitsubishi Denki Kabushiki Kaisha MPEG audio decoder
US5874967A (en) 1995-06-06 1999-02-23 International Business Machines Corporation Graphics system and process for blending graphics display layers
US5748983A (en) 1995-06-07 1998-05-05 Advanced Micro Devices, Inc. Computer system having a dedicated multimedia engine and multimedia memory having arbitration logic which grants main memory access to either the CPU or multimedia engine
US5870622A (en) 1995-06-07 1999-02-09 Advanced Micro Devices, Inc. Computer system and method for transferring commands and data to a dedicated multimedia engine
US5757377A (en) 1995-06-16 1998-05-26 Hewlett-Packard Company Expediting blending and interpolation via multiplication
US5828383A (en) 1995-06-23 1998-10-27 S3 Incorporated Controller for processing different pixel data types stored in the same display memory by use of tag bits
US5959637A (en) 1995-06-23 1999-09-28 Cirrus Logic, Inc. Method and apparatus for executing a raster operation in a graphics controller circuit
US5727084A (en) 1995-06-27 1998-03-10 Motorola, Inc. Method and system for compressing a pixel map signal using block overlap
US5920572A (en) 1995-06-30 1999-07-06 Divicom Inc. Transport stream decoder/demultiplexer for hierarchically organized audio-video streams
EP0752695A2 (en) 1995-07-05 1997-01-08 Sun Microsystems, Inc. Method and apparatus for simultaneously displaying graphics and video data on a computer display
US6252608B1 (en) 1995-08-04 2001-06-26 Microsoft Corporation Method and system for improving shadowing in a graphics rendering system
US5867166A (en) 1995-08-04 1999-02-02 Microsoft Corporation Method and system for generating images using Gsprites
US6105048A (en) 1995-08-18 2000-08-15 Siemens Aktiengesellschaft Apparatus and method for the real-time processing of a plurality of tasks
US5758177A (en) 1995-09-11 1998-05-26 Advanced Microsystems, Inc. Computer system having separate digital and analog system chips for improved performance
US5894300A (en) 1995-09-28 1999-04-13 Nec Corporation Color image display apparatus and method therefor
US5940089A (en) 1995-11-13 1999-08-17 Ati Technologies Method and apparatus for displaying multiple windows on a display monitor
US5951664A (en) 1995-11-20 1999-09-14 Advanced Micro Devices, Inc. Computer system having a multimedia bus and including improved time slotting and bus allocation
US6342892B1 (en) 1995-11-22 2002-01-29 Nintendo Co., Ltd. Video game system and coprocessor for video game system
US6239810B1 (en) 1995-11-22 2001-05-29 Nintendo Co., Ltd. High performance low cost video game system with coprocessor providing high speed efficient 3D graphics and digital audio signal processing
WO1997020281A1 (en) 1995-12-01 1997-06-05 Lsi Logic Corporation Integrated network browser chip, network browser system, and method for network data communication
US6169843B1 (en) 1995-12-01 2001-01-02 Harmonic, Inc. Recording and playback of audio-video transport streams
US5745095A (en) 1995-12-13 1998-04-28 Microsoft Corporation Compositing digital information on a display screen based on screen descriptor
US5822676A (en) * 1995-12-14 1998-10-13 Time Warner Entertainment Co. L.P. Digital serialization of program events
US5977933A (en) 1996-01-11 1999-11-02 S3, Incorporated Dual image computer display controller
US6362827B1 (en) 1996-02-06 2002-03-26 Sony Computer Entertainment Inc. Apparatus and method for displaying a plurality of generated video images and externally supplied image data
US5754185A (en) 1996-02-08 1998-05-19 Industrial Technology Research Institute Apparatus for blending pixels of a source object and destination plane
US6023302A (en) 1996-03-07 2000-02-08 Powertv, Inc. Blending of video images in a home communications terminal
US6005546A (en) 1996-03-21 1999-12-21 S3 Incorporated Hardware assist for YUV data format conversion to software MPEG decoder
US5761516A (en) 1996-05-03 1998-06-02 Lsi Logic Corporation Single chip multiprocessor architecture with internal task switching synchronization bus
US5864345A (en) 1996-05-28 1999-01-26 Intel Corporation Table-based color conversion to different RGB16 formats
US5790795A (en) 1996-07-01 1998-08-04 Sun Microsystems, Inc. Media server system which employs a SCSI bus and which utilizes SCSI logical units to differentiate between transfer modes
US6335746B1 (en) 1996-07-26 2002-01-01 Canon Kabushiki Kaisha Information processing method and apparatus for displaying a list of a plurality of image data files and a list of search results
US5949439A (en) 1996-08-15 1999-09-07 Chromatic Research, Inc. Computing apparatus and operating method using software queues to improve graphics performance
US6111882A (en) * 1996-08-22 2000-08-29 Fujitsu Limited On-demand system
US5960464A (en) 1996-08-23 1999-09-28 Stmicroelectronics, Inc. Memory sharing architecture for a decoding in a computer system
US5848367A (en) * 1996-09-13 1998-12-08 Sony Corporation System and method for sharing a non-volatile memory element as a boot device
US5920682A (en) 1996-09-20 1999-07-06 Seiko Epson Corporation Multiple layer cluster dither matrix for reducing artifacts in printed images
US5923385A (en) 1996-10-11 1999-07-13 C-Cube Microsystems Inc. Processing system with single-buffered display capture
US6088355A (en) 1996-10-11 2000-07-11 C-Cube Microsystems, Inc. Processing system with pointer-based ATM segmentation and reassembly
US6311204B1 (en) 1996-10-11 2001-10-30 C-Cube Semiconductor Ii Inc. Processing system with register-based process sharing
US5790842A (en) 1996-10-11 1998-08-04 Divicom, Inc. Processing system with simultaneous utilization of multiple clock signals
US5926647A (en) 1996-10-11 1999-07-20 Divicom Inc. Processing system with dynamic alteration of a color look-up table
US5923316A (en) 1996-10-15 1999-07-13 Ati Technologies Incorporated Optimized color space conversion
US5978509A (en) 1996-10-23 1999-11-02 Texas Instruments Incorporated Low power video decoder system with block-based motion compensation
EP0840505A2 (en) 1996-11-01 1998-05-06 Texas Instruments Incorporated System to multiplex and blend graphics OSD and motion video pictures for digital television
US6263396B1 (en) * 1996-11-01 2001-07-17 Texas Instruments Incorporated Programmable interrupt controller with interrupt set/reset register and dynamically alterable interrupt mask for a single interrupt processor
EP0840276A2 (en) 1996-11-01 1998-05-06 Texas Instruments Incorporated Window processing in an on screen display system
EP0840277A2 (en) 1996-11-01 1998-05-06 Texas Instruments Incorporated Window processing in an on screen display system
EP0840512A2 (en) 1996-11-01 1998-05-06 Texas Instruments Incorporated Integrated audio/video circuitry
US6078305A (en) 1996-11-08 2000-06-20 Nec Corporation Device and method displaying a mesh effect with line buffer
US5870087A (en) * 1996-11-13 1999-02-09 Lsi Logic Corporation MPEG decoder system and method having a unified memory for transport decode and system controller functions
US6271826B1 (en) 1996-12-06 2001-08-07 U.S. Philips Corporation Mixing a graphics signal and a video signal
US5844608A (en) 1996-12-12 1998-12-01 Thomson Consumer Electronics, Inc. Picture element processor for a memory management system
US6018803A (en) 1996-12-17 2000-01-25 Intel Corporation Method and apparatus for detecting bus utilization in a computer system based on a number of bus events per sample period
US5912710A (en) * 1996-12-18 1999-06-15 Kabushiki Kaisha Toshiba System and method for controlling a display of graphics data pixels on a video monitor having a different display aspect ratio than the pixel aspect ratio
US6205260B1 (en) 1996-12-30 2001-03-20 Sharp Laboratories Of America, Inc. Sprite-based video coding system with automatic segmentation integrated into coding and sprite building processes
US6269107B1 (en) 1997-02-05 2001-07-31 Lg Electronics, Inc. Device and method for demultiplexing transport stream
US6046740A (en) 1997-02-07 2000-04-04 Seque Software, Inc. Application testing with virtual object recognition
US5977997A (en) * 1997-03-06 1999-11-02 Lsi Logic Corporation Single chip computer having integrated MPEG and graphical processors
US6100826A (en) 1997-04-04 2000-08-08 Samsung Electronics Co., Ltd. Symbol decoding method and apparatus
US5941968A (en) 1997-04-14 1999-08-24 Advanced Micro Devices, Inc. Computer system for concurrent data transferring between graphic controller and unified system memory and between CPU and expansion bus device
EP0880277A2 (en) 1997-05-21 1998-11-25 Sony United Kingdom Limited Demultiplexer
US5959626A (en) 1997-05-22 1999-09-28 International Business Machines Corporation Method and apparatus for manipulating very long lists of data displayed in a graphical user interface using a layered list mechanism
US6014694A (en) * 1997-06-26 2000-01-11 Citrix Systems, Inc. System for adaptive video/audio transport over a network
US5963262A (en) 1997-06-30 1999-10-05 Cirrus Logic, Inc. System and method for scaling images and reducing flicker in interlaced television images converted from non-interlaced computer graphics data
US6094226A (en) 1997-06-30 2000-07-25 Cirrus Logic, Inc. System and method for utilizing a two-dimensional adaptive filter for reducing flicker in interlaced television images converted from non-interlaced computer graphics data
US5982381A (en) 1997-07-03 1999-11-09 Microsoft Corporation Method and apparatus for modifying a cutout image for compositing
US6266753B1 (en) 1997-07-10 2001-07-24 Cirrus Logic, Inc. Memory manager for multi-media apparatus and method therefor
US6038031A (en) 1997-07-28 2000-03-14 3Dlabs, Ltd 3D graphics object copying with reduced edge artifacts
US6125410A (en) 1997-08-02 2000-09-26 U.S. Philips Corporation D.M.A. controller that determines whether the mode of operation as either interrupt or D.M.A. via single control line
US6006303A (en) 1997-08-28 1999-12-21 Oki Electric Industry Co., Inc. Priority encoding and decoding for memory architecture
US6151074A (en) 1997-09-30 2000-11-21 Texas Instruments Incorporated Integrated MPEG decoder and image resizer for SLM-based digital display system
US6088046A (en) 1997-10-02 2000-07-11 Cirrus Logic, Inc. Host DMA through subsystem XY processing
US6100899A (en) * 1997-10-02 2000-08-08 Silicon Graphics, Inc. System and method for performing high-precision, multi-channel blending using multiple blending passes
US6167498A (en) 1997-10-02 2000-12-26 Cirrus Logic, Inc. Circuits systems and methods for managing data requests between memory subsystems operating in response to multiple address formats
US6204859B1 (en) 1997-10-15 2001-03-20 Digital Equipment Corporation Method and apparatus for compositing colors of images with memory constraints for storing pixel data
US6002882A (en) 1997-11-03 1999-12-14 Analog Devices, Inc. Bidirectional communication port for digital signal processor
US6320619B1 (en) 1997-12-11 2001-11-20 Intel Corporation Flicker filter circuit
US5987555A (en) 1997-12-22 1999-11-16 Compaq Computer Corporation Dynamic delayed transaction discard counter in a bus bridge of a computer system
US6199131B1 (en) 1997-12-22 2001-03-06 Compaq Computer Corporation Computer system employing optimized delayed transaction arbitration technique
US6212590B1 (en) 1997-12-22 2001-04-03 Compaq Computer Corporation Computer system having integrated bus bridge design with delayed transaction arbitration mechanism employed within laptop computer docked to expansion base
US6121978A (en) 1998-01-07 2000-09-19 Ati Technologies, Inc. Method and apparatus for graphics scaling
US6337703B1 (en) 1998-01-08 2002-01-08 Macromedia, Inc. Method and apparatus for screen object manipulation
US6111896A (en) 1998-01-14 2000-08-29 Skystream Corporation Remultiplexer for video program bearing transport streams with program clock reference time stamp adjustment
US6351471B1 (en) 1998-01-14 2002-02-26 Skystream Networks Inc. Brandwidth optimization of video program bearing transport streams
US6351474B1 (en) 1998-01-14 2002-02-26 Skystream Networks Inc. Network distributed remultiplexer for video program bearing transport streams
US6064676A (en) 1998-01-14 2000-05-16 Skystream Corporation Remultipelxer cache architecture and memory organization for storing video program bearing transport packets and descriptors
US6028583A (en) 1998-01-16 2000-02-22 Adobe Systems, Inc. Compound layers for composited image manipulation
US6631522B1 (en) * 1998-01-20 2003-10-07 David Erdelyi Method and system for indexing, sorting, and displaying a video database
US7039245B1 (en) * 1998-02-16 2006-05-02 Canal + Technologies Processing of digital picture data in a decoder
US6081854A (en) 1998-03-26 2000-06-27 Nvidia Corporation System for providing fast transfers to input/output device by assuring commands from only one application program reside in FIFO
US6023738A (en) 1998-03-30 2000-02-08 Nvidia Corporation Method and apparatus for accelerating the transfer of graphical images
US6133901A (en) 1998-03-31 2000-10-17 Silicon Graphics, Inc. Method and system for width independent antialiasing
US6092124A (en) 1998-04-17 2000-07-18 Nvidia Corporation Method and apparatus for accelerating the rendering of images
US6184908B1 (en) 1998-04-27 2001-02-06 Ati Technologies, Inc. Method and apparatus for co-processing video graphics data
US6647069B1 (en) * 1998-05-01 2003-11-11 Texas Instruments Incorporated Method and apparatus for capacity increase and enhanced communications performance in CATV networks
US6151030A (en) 1998-05-27 2000-11-21 Intel Corporation Method of creating transparent graphics
US6011548A (en) * 1998-09-04 2000-01-04 Cyberstar, L.P. System for integrating satellite boardband data distributed over a cable TV network with legacy corporate local area networks
US6229550B1 (en) 1998-09-04 2001-05-08 Sportvision, Inc. Blending a graphic
US6157978A (en) 1998-09-16 2000-12-05 Neomagic Corp. Multimedia round-robin arbitration with phantom slots for super-priority real-time agent
US20020029284A1 (en) * 1998-10-06 2002-03-07 Rahul Agarwal System and method for providing random access to a multimedia object over a network
US6263019B1 (en) 1998-10-09 2001-07-17 Matsushita Electric Industrial Co., Ltd. Variable rate MPEG-2 video syntax processor
US6326984B1 (en) 1998-11-03 2001-12-04 Ati International Srl Method and apparatus for storing and displaying video image data in a video graphics system
US6208354B1 (en) 1998-11-03 2001-03-27 Ati International Srl Method and apparatus for displaying multiple graphics images in a mixed video graphics display
WO2000028518A2 (en) 1998-11-09 2000-05-18 Broadcom Corporation Graphics display system
US6189064B1 (en) 1998-11-09 2001-02-13 Broadcom Corporation Graphics display system with unified memory architecture
US6380945B1 (en) 1998-11-09 2002-04-30 Broadcom Corporation Graphics display system with color look-up table loading mechanism
US6700588B1 (en) 1998-11-09 2004-03-02 Broadcom Corporation Apparatus and method for blending graphics and video surfaces
US6865746B1 (en) * 1998-12-03 2005-03-08 United Video Properties, Inc. Electronic program guide with related-program search feature
US6157415A (en) 1998-12-15 2000-12-05 Ati International Srl Method and apparatus for dynamically blending image input layers
US7365757B1 (en) * 1998-12-17 2008-04-29 Ati International Srl Method and apparatus for independent video and graphics scaling in a video graphics system
US6526583B1 (en) * 1999-03-05 2003-02-25 Teralogic, Inc. Interactive set-top box having a unified memory architecture
WO2000055970A2 (en) 1999-03-18 2000-09-21 Webtv Networks, Inc. A system and method for efficiently tuning to channels where a variety of different broadcast transmission types is being used
US6411333B1 (en) 1999-04-02 2002-06-25 Teralogic, Inc. Format conversion using patch-based filtering
US6327000B1 (en) 1999-04-02 2001-12-04 Teralogic, Inc. Efficient image scaling for scan rate conversion
US20050071882A1 (en) * 1999-06-11 2005-03-31 Rodriguez Arturo A. Systems and method for adaptive scheduling and dynamic bandwidth resource allocation management in a digital broadband delivery system
US6573905B1 (en) 1999-11-09 2003-06-03 Broadcom Corporation Video and graphics system with parallel processing of graphics windows
US6961430B1 (en) * 1999-11-10 2005-11-01 The Directv Group, Inc. Method and apparatus for background caching of encrypted programming data for later playback
US6785902B1 (en) * 1999-12-20 2004-08-31 Webtv Networks, Inc. Document data structure and method for integrating broadcast television with web pages
WO2001074079A1 (en) 2000-03-29 2001-10-04 Sony Electronics, Inc. Set top box comprising modular functional blocks
US7200859B1 (en) * 2000-11-22 2007-04-03 Digeo, Inc. Apparatus and method for intelligent multimedia compression and distribution
US20020107909A1 (en) * 2001-02-02 2002-08-08 Eyer Mark Kenneth Selective capture and storage of A/V objects in an interactive multimedia system

Non-Patent Citations (67)

* Cited by examiner, † Cited by third party
Title
"C-CUBE, AViA-9600 Family Single-Chip Digital Set-Top Box Solution", XP002253310, Retrieved from the Internet <URL:http://www.lsilogic.com/techlib/marketing_docs/consumer/avia9600_pb.pdf> [retrieved on 20030903]
Akeley, K. & Jermoluk T., "High-Performance Polygon Rendering," 22 Computer Graphics No. 4 (ACM Aug. 1988).
Apgar, B., et al., "A Display System for the Stellar Graphics Superconductor Model GS1000," 22 Computer Graphics No. 4 (ACM Aug. 1988).
Asal, M.D., et al., "Novel Architecture for a High Performance Full Custom Graphics Processor," (IEEE 1989).
Awaga, M., et al., "3D Graphics Processor Chip Set," (IEEE Dec. 1995).
Bao, Jay et al., "HDTV Down-Conversion Decoder," IEEE Transactions on Consumer Electronics, pp. 402-410, vol. 42, No. 3, Aug. 1996.
Berekovic, M. & Pirsch, P., "Architecture of a Coprocessor Module for Image Compositing," (IEEE 1998).
Blinn, J., "Compositing, Part I: Theory," (IEEE Sep. 1994).
Blinn, Jim; Jim Blinn's Corner Dirty Pixels; publication; 1998; pp. 179-190; Chapter Sixteen; Morgan Kaufmann Publishers, Inc.; San Francisco, CA, U.S.A.
Cambridge Telcom Report, "Broadcom Delivers World's First Single Chip for Cable-TV Set-Top Boxes; Pioneer and Pace Adopt Broadcom's Breakthrough Technology for Time Warner Applications-Broadcom BCM7100-Product Announcement", ′Online!, May 15, 2000, Xpoo231153.
Cambridge Telcom Report, "Broadcom Delivers World's First Single Chip for Cable-TV Set-Top Boxes; Pioneer and Pace Adopt Broadcom's Breakthrough Technology for Time Warner Applications-Broadcom BCM7100—Product Announcement", ′Online!, May 15, 2000, Xpoo231153.
C-CUBE, "C-CUBE, AViA-9600 Family Single-Chip Digital Set-Top Box Solution", C-CUBE, Jan. 25, 2001, XP002253310.
Cox, M. & Bhandari, N., "Architectural Implications of Hardware-Accelerated Bucket Rendering on the PC," (Association for Computing Machinery SIGGRAPH/Eurographics Workshop 1997).
Cyrix Corporation Manual, copyrighted 1996, 1997, and all underlying development work.
Deering, M., et al., "The Triangle Processor and Normal Vector Shader: A VLSI System for High Performance Graphics," 22 Computer Graphics No. 4 (ACM Aug. 1998).
Digital Audio-Visual Council, DAVIC 1.2 Specification Part 8, Lower Layer Protocols and Physical Interfaces, Rev. 4.2, 1997.
D'Luna et al, "A Universal Cable Set-Top Box System on a Chip", 2001 IEEE International Solid-State Circuits Conference, Feb. 5, 2001, pp. 328-461, XP010536288.
D'LUNA L., HON-MAN LAW, LASKOWSKI J., NGAI W., TZU-CHIEH KUO, TANG J., XIAODONG XIE, PATTERSON J., YOUNG VU, WALKER C., CHEUNG F.,: "A universal cable set-top box system on a chip", SOLID-STATE CIRCUITS CONFERENCE, 2001. DIGEST OF TECHNICAL PAPERS. ISS CC. 2001 IEEE INTERNATIONAL FEB. 5-7, 2001, PISCATAWAY, NJ, USA,IEEE, PISCATAWAY, NJ, USA, 5 February 2001 (2001-02-05) - 7 February 2001 (2001-02-07), Piscataway, NJ, USA, pages 328 - 461, XP010536288, ISBN: 978-0-7803-6608-4
D'Luna, L. et al., "A Single-Chip Universal Cable Set-Top Box/Modem Transceiver," IEEE Journal of Solid State Circuits, vol. 34, No. 11, pp. 1647-1660, Nov. 1999.
Donovan, W., et al., "Pixel Processing in a Memory Controller," (IEEE Computer Graphics and Applications 1995).
Droitcourt J L, "Understanding How Interactive Television Set Top Box Works . . . and What It Will Mean to the Customer", International Broadcasting Convention, London, GB, vol. 413, Sep. 14, 1995, pp. 382-394, XP000562377.
DROITCOURT J. L.: "UNDERSTANDING HOW INTERACTIVE TELEVISION SET TOP BOX WORKS... AND WHAT IT WILL MEAN TO THE CUSTOMER.", INTERNATIONAL BROADCASTING CONVENTION, LONDON, GB, vol. 413., 14 September 1995 (1995-09-14), GB, pages 382 - 394., XP000562377, DOI: 10.1049/cp:19950981
Dutton, T., "The Design of the DEC 3000 Model 500 AXP Workstation," (IEEE 1993).
ETSI ETR 289: "Digital Video Broadcasting (DVB); Support for use of scrambling and Conditional Access (CA) within digital broadcasting systems," Oct. 1996.
Foley, James D., et al.; Computer Graphics: Principles and Practice; publication, 1996, 1990; The Systems Programming Series, 4 pages, Second Edition in C; Addison-Wesley Publishing Company, U.S.A.
Foley, James, D., et al., "Introduction to Computer Graphics," (Addison-Wesley Publishing Co. 1994) ("Introduction to Computer Graphics").
Galbi, D., et al., "An MPEG-1 Audio/Video Decoder with Run-Length Compressed Antialiased Video Overlays," (1995 IEEE International Solid-State Circuits Conference).
Gass W, "Architecture Trends of MPEG Decoders for Set-Top Box", Proceedings of the SPIE, SPIE, Bellingham, VA, US, vol. 3021, Feb. 17, 1997, pp. 162-169, XP000648211, ISSN: 0277-786X.
GASS W.: "ARCHITECTURE TRANDS OF MPEG DECODERS FOR SET-TOP BOX.", OPTOMECHATRONIC MICRO/NANO DEVICES AND COMPONENTS III : 8 - 10 OCTOBER 2007, LAUSANNE, SWITZERLAND, SPIE, BELLINGHAM, WASH., vol. 3021., 12 February 1997 (1997-02-12), Bellingham, Wash., pages 162 - 169., XP000648211, ISBN: 978-1-62841-730-2, DOI: 10.1117/12.276218
Glaskowsky, Peter, "Cyrix Creates Ultimate CPU for Games," Microprocessor Report, Dec. 8, 1997.
Glaskowsky, Peter, "Intel Displays 740 Graphics Chip: Auburn Sets New Standard for Quality-But Not Speed," Microprocessor Report No. 2, Feb. 16, 1998.
Glaskowsky, Peter, "Intel Displays 740 Graphics Chip: Auburn Sets New Standard for Quality—But Not Speed," Microprocessor Report No. 2, Feb. 16, 1998.
Gwennap, L., "Verite: A Programmable 3D Chip: Rendition Uses Internal RISC CPU for Versatility, Performance," 10 Microprocessor Report No. 6, May 6, 1996.
Hosotani S., et al., "A Display Processor Conforming to all DTV Formats with 188-TAP FIR Filters and 284 Kb FIFO Memories," (IEEE 1997 (Manuscript received Jun. 13, 1997)).
Jaspers, et al., "A Flexible Heterogeneous Video Processor System for Television Applications," (IEEE Sep. 25, 1998).
Knittel, G. & Straber, W., "VIZARD-Visualization Accelerator for Realtime Display," (Association for Computing Machinery SIGGRAPH/Eurographics Workshop 1997).
Knittel, G. & Straber, W., "VIZARD—Visualization Accelerator for Realtime Display," (Association for Computing Machinery SIGGRAPH/Eurographics Workshop 1997).
Lee, Dong-Ho et al., "HDTV Video Decoder Which Can Be Implemented With Low Complexity," IEEE International Conference on Consumer Electronics, pp. 6-7, 1994.
Lewis, R., et al., "Delivering PCI in HP B-Class and C-Class Workstations: A Case Study in the Challenges of Interfacing with Industry Standards," (Hewlett-Packard Journal May 1998).
Li, R., et al., "A Flexible Display Module for DVD and Set-Top Box Applications," (IEEE Transactions on Consumer Electronics Aug. 1997 (Manuscript received Jun. 13, 1997)).
Manepally, R. & Sprague, D., "Intel's i750 (R) Video Processor-The Programmable Solution," (IEEE 1991).
Manepally, R. & Sprague, D., "Intel's i750 (R) Video Processor—The Programmable Solution," (IEEE 1991).
Marcus Levy, "Get Set for Set-Top Boxes: Finally a Reality", EDN, ′Online! , Feb. 18, 1999, XP002311524.
MARKUS LEVY: "Get set for set-top boxes : finally a reality", XP002311524, Retrieved from the Internet <URL:http://www.edn.com/index.asp?layout=articlePrint&articleID=CA56667> [retrieved on 20041220]
McCormack, J., et al., "Neon: A Single-Chip 3D Workstation Graphics Accelerator," (SIGGRAPH Eurograph Workshop Graph Hardware Aug. 31-Sep. 1, 1998).
Mokry, Robert et al., "Minimal Error Drift in Frequency Scalability for Motion-Compensated DCT Coding," IEEE Transactions on Circuits and Systems for Video Technology, pp. 392-406, vol. 4, No. 4, Aug. 1994.
Motorola, Inc. MC92100 "Scorpion" Graphics Display Generator, SDRAM Controller, and Digital Video Encoder, 1997, 6 pages.
Norrod, F. & Wawrzynak, R., "A Multimedia-Enhanced x88 Processor, Digest of Technical Papers," ISSCC96 (Feb. 9, 1996).
Oguchi, T., et al., "A Single-Chip Graphic Display Controller," (1981 IEEE International Solid-State Circuits Conference).
Ostermann, J., "Coding of Arbitrarily Shaped Objects with Binary and Greyscale Alpha-Maps: What Can MPEG-4 Do for You?," (Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, May 31-Jun. 3, 1998, vol. 5).
Plaintiff and Counterdefendant Qualcomm Incorporated's Preliminary Invalidity Contentions for U.S. Pat. Nos. 6,501,480 and 6,570,579.
Power TV, Inc., Eagle™ Graphics/Audio Media Compositor Data Sheet, Version 1.7, Feb. 27, 1997, pp. 63.
Scott, N., et al., "An Overview of the VISUALIZE fx Graphics Accelerator Hardware," (Hewlett-Packard Journal May 1998) and all underlying development work ("HP").
Soferman, Z., et al., "Advanced Graphics Behind Medical Virtual Reality: Evolution of Algorithms, Hardware, and Software Interfaces," 86 Proceedings of the IEEE No. 3 (IEEE Mar. 1998 (Manuscript received Jul. 3, 1997)).
Stytz, et al., "Three-Dimensional Medical Imaging: Algorithms and Computer Systems," (ACM Computing Surveys, Dec. 1991).
Sumi, M., et al., "A 40-Mpixel/s Bit Block Transfer Graphics Processor," (IEEE 1989).
Sun, Huifang et al., "A New Approach for Memory Efficient an Decoding," 1997 IEEE International Conference on Consumer Electronics, pp. 174-175, Los Angeles, 1997.
Sun, Huifang, "Hierarchical Decoder for MPEG Compressed Video Data," IEEE Transactions for Consumer Electronics, pp. 559-564, vol. 39, No. 3, Aug. 1993.
Thomas Porter & Tom Duff, "Compositing Digital Images", Computer Graphics, vol. 18, No. 3, Jul. 1984, pp. 253-259.
Tobias, R., "The LR33020 GraphX Processor: A Single Chip X-Terminal Controller," (IEEE 1992).
Vetro, Anthony et al., "Minium Drift Architectures for 3-Layer Scalable DTV Decoding," IEEE Transactions on Consumer Electronics, pp. 527-536, vol. 44, No. 3, Aug. 1998.
Wang, J. & Adelson, E., "Representing Moving Images with Layers," (IEEE Transactions on Image Processing, Sep. 1994).
Watkins, J., et al., A Memory Controller with an Integrated Graphics Processor (IEEE 1993).
Yao, Yong, "Chromatic's Mpact 2 Boosts 3D: Mpact/3000 Becomes First Media Processor to Ship in Volume," 10 Microprocessor Report No. 15, Nov. 18, 1996.
Yao, Yong, "Competition Heats Up in 3D Accelerators: Market Hungers for a Unified Multimedia Platform from Microsoft," 10 Microprocessor Report No. 15, Nov. 18, 1996.
Yao, Yong, "Samsung Launches Media Processor: MSP Is Designed for Microsoft's New 3D-Software Architecture," 10 Microprocessor Report No. 11, Aug. 26, 1996.
Yu, Haoping et al., "Block-Based Image Processor for Memory Efficient MPEG Video Decoding," 1999 IEEE International Conference on Consumer Electronics, pp. 114-115, 1999.

Also Published As

Publication number Publication date Type
US20050044175A1 (en) 2005-02-24 application
EP1239667A3 (en) 2005-03-02 application
US20020106018A1 (en) 2002-08-08 application
US6781601B2 (en) 2004-08-24 grant
EP1239667A2 (en) 2002-09-11 application
US20020093517A1 (en) 2002-07-18 application

Similar Documents

Publication Publication Date Title
US5914955A (en) Switched network hub on a chip
US6889385B1 (en) Home network for receiving video-on-demand and other requested programs and services
US5708659A (en) Method for hashing in a packet network switching system
US6311204B1 (en) Processing system with register-based process sharing
US5831690A (en) Apparatus for formatting a packetized digital datastream suitable for conveying television information
US5864554A (en) Multi-port network adapter
US5887187A (en) Single chip network adapter apparatus
US5493339A (en) System and method for transmitting a plurality of digital services including compressed imaging services and associated ancillary data services
US7197685B2 (en) Robust signal transmission in digital television broadcasting
US6026088A (en) Network architecture
US5636252A (en) Automatic gain control of radio receiver for receiving digital high-definition television signals
US5602595A (en) ATV/MPEG sync system
US20070064588A1 (en) Ofdm signal transmission method, transmission apparatus, and reception apparatus
US5666170A (en) Apparatus for decoding video signals encoded in different formats
US6005640A (en) Multiple modulation format television signal receiver system
US20110001879A1 (en) Method and system for toasted video distribution
US5479449A (en) Digital VSB detector with bandpass phase tracker, as for inclusion in an HDTV receiver.
US6418169B1 (en) System for prioritizing bi-directional broadcast data
US5671253A (en) Apparatus for demodulating and decoding video signals encoded in different formats
US5588025A (en) Single oscillator compressed digital information receiver
US6810090B1 (en) Direct digital vestigial sideband (VSB) modulator
US7817608B2 (en) Transitioning to secure IP communications for encoding, encapsulating, and encrypting data
US6888888B1 (en) Simultaneous tuning of multiple channels using intermediate frequency sub-sampling
US5731848A (en) Digital VSB detector with bandpass phase tracker using Ng filters, as for use in an HDTV receiver
Benoit Digital television: MPEG-1, MPEG-2 and principles of the DVB system

Legal Events

Date Code Title Description
AS Assignment

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:D'LUNA, LIONEL;CHEUNG, FRANCIS;REEL/FRAME:012737/0084;SIGNING DATES FROM 20011001 TO 20020305

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:D'LUNA, LIONEL;CHEUNG, FRANCIS;SIGNING DATES FROM 20011001 TO 20020305;REEL/FRAME:012737/0084

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001

Effective date: 20160201

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001

Effective date: 20170120

AS Assignment

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001

Effective date: 20170119