US9614104B2 - Co-planar oxide semiconductor TFT substrate structure and manufacture method thereof - Google Patents
Co-planar oxide semiconductor TFT substrate structure and manufacture method thereof Download PDFInfo
- Publication number
- US9614104B2 US9614104B2 US14/771,204 US201514771204A US9614104B2 US 9614104 B2 US9614104 B2 US 9614104B2 US 201514771204 A US201514771204 A US 201514771204A US 9614104 B2 US9614104 B2 US 9614104B2
- Authority
- US
- United States
- Prior art keywords
- drain
- gate
- oxide semiconductor
- source
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 61
- 239000004065 semiconductor Substances 0.000 title claims abstract description 52
- 238000000034 method Methods 0.000 title abstract description 69
- 238000004519 manufacturing process Methods 0.000 title abstract description 26
- 229910052751 metal Inorganic materials 0.000 claims abstract description 56
- 239000002184 metal Substances 0.000 claims abstract description 56
- 238000002955 isolation Methods 0.000 claims description 34
- 239000000463 material Substances 0.000 claims description 30
- 238000002161 passivation Methods 0.000 claims description 27
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 12
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 12
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 12
- 229910052782 aluminium Inorganic materials 0.000 claims description 12
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 12
- 229910052802 copper Inorganic materials 0.000 claims description 12
- 239000010949 copper Substances 0.000 claims description 12
- 229910052750 molybdenum Inorganic materials 0.000 claims description 12
- 239000011733 molybdenum Substances 0.000 claims description 12
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 12
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 12
- 229910044991 metal oxide Inorganic materials 0.000 claims description 8
- 150000004706 metal oxides Chemical group 0.000 claims description 8
- 238000000059 patterning Methods 0.000 description 20
- 238000010586 diagram Methods 0.000 description 11
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- -1 and preferably Chemical class 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical group [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 239000011787 zinc oxide Substances 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/44—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78609—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device for preventing leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
Definitions
- the present invention relates to a flat panel display field, and more particularly to a co-planar oxide semiconductor TFT substrate structure and manufacture method thereof.
- the active matrix panel display elements possess many merits of thin frame, power saving, no radiation, etc. and have been widely used.
- the Organic Light Emitting Diode (OLED) display technology is a flat panel display technology which has great prospects for development. It possesses extremely excellent display performance, and particularly the properties of self-illumination, simple structure, ultra thin, fast response speed, wide view angle, low power consumption and capability of realizing flexible display, and therefore is considered as the “dream display”. Meanwhile, the investment for the production equipments is far smaller than the TFT-LCD (Thin Film Transistor-Liquid Crystal Display). It has been favored by respective big display makers and has become the main selection of the third generation display element of the display technology field. At present, the OLED has reached the point before mass production. With the further research and development, the new technologies constantly appear, and someday, there will be a breakthrough for the development of the OLED display elements.
- the Oxide Semiconductor possesses higher electron mobility and non crystalline structure, and has higher compatibility with the amorphous silicon process. Therefore, the Oxide Semiconductor has been widely utilized in the skill field of large scale Organic Light Emitting Display.
- the common structure of the oxide semiconductor TFT substrate is the ESL (Etching Stop Layer) structure.
- ESL Exposure Stop Layer
- the structure itself has some problems. For example, the uniformity of the etching is difficult to control, and the additional mask and photolithographic process are required, and the gate overlaps with the source/the drain, and the storage capacitor is larger, and it is difficult to reach high resolution.
- the Coplanar oxide semiconductor TFT substrate structure is more reasonable and has the production prospect which is more possible.
- a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to prior art comprising steps of:
- step 1 providing a substrate 100 , and deposing a first metal layer on the substrate 100 , and patterning the first metal layer with a photolithographic process to form a first gate 210 and a second gate 220 which are separately positioned;
- step 2 deposing a gate isolation layer 300 on the first gate 210 , the second gate 220 and the substrate 100 , and patterning the same with a photolithographic process to form a first via 310 in the gate isolation layer 300 correspondingly above the second gate 220 ;
- step 3 deposing a second metal layer on the gate isolation layer 300 , and patterning the second metal layer with a photolithographic process to form a source 410 , a drain 420 , which are separately positioned, and forming a second via 425 on the drain 420 ;
- the drain 420 is connected with the second gate 220 through the first via 310 .
- step 4 deposing an oxide semiconductor layer on the source 410 , the drain 420 and the gate isolation layer 300 , and patterning the same with a photolithographic process to form an active layer 500 , and the active layer 500 comprises a main body 520 and a channel 510 connected to the main body 520 between the source 410 and the drain 420 ;
- step 5 deposing a passivation layer 600 on the active layer 500 , the source 410 and the drain 420 , and patterning the same with a photolithographic process to form a third via 610 in the passivation layer 600 correspondingly above the drain 420 .
- the passivation layer 600 fills in the second via 425 on the drain 420 .
- the channel 510 of the active layer 500 is a long channel.
- the active layer 500 possesses lower mobility and higher leak current.
- the performance of the TFT element is worse.
- An objective of the present invention is to provide a co-planar oxide semiconductor TFT substrate structure.
- the active layer comprises a main body and a plurality of short channels connected to the main body between the source and the drain, and the plurality of short channels are separated with the plurality of strip metal electrodes to make the active layer possess higher mobility and lower leak current.
- the performance of the TFT element can be improved.
- Another objective of the present invention is to provide a manufacture method of a co-planar oxide semiconductor TFT substrate structure.
- the source, the drain and the plurality of strip metal electrodes between the source and the drain, which are separately positioned are formed, and as deposing the oxide semiconductor layer in the next process, the plurality of short channels can be formed between the source and the drain, and the plurality of short channels can separate the plurality of strip metal electrodes.
- the method is simple and does not require usage of additional mask or process to obtain the active layer structure different from prior art.
- the manufactured actively layer possesses higher mobility and lower leak current. Thus, the performance of the TFT element can be improved.
- the present invention provides a co-planar oxide semiconductor TFT substrate structure, comprising a substrate, a first gate and a second gate on the substrate, a gate isolation layer on the first gate, the second gate and the substrate, a source, a drain on the gate isolation layer, a plurality of strip metal electrodes between the source and the drain, which are separately positioned, an active layer on the source, the drain, the strip metal electrodes and the gate isolation layer, a passivation layer on the active layer, the source and the drain;
- the active layer comprises a main body and a plurality of short channels connected to the main body between the source and the drain, and the plurality of short channels are separated with the plurality of strip metal electrodes.
- the gate isolation layer is provided with a first via correspondingly above the second gate, and the drain is connected with the second gate through the first via.
- the drain is provided with a second via, and the passivation layer fills in the second via; the passivation layer is provided with a third via correspondingly above the drain.
- Material of the active layer is metal oxide; material of the first gate and the second gate is copper, aluminum or molybdenum; material of the gate isolation layer is silicon oxide or silicon nitride.
- Material of the source, the drain and the strip metal electrodes is copper, aluminum or molybdenum, and material of the passivation layer is silicon oxide or silicon nitride.
- the present invention further provides a manufacture method of a co-planar oxide semiconductor TFT substrate structure, comprising steps of:
- step 1 providing a substrate, and deposing a first metal layer on the substrate, and patterning the first metal layer with a photolithographic process to form a first gate and a second gate which are separately positioned;
- step 2 deposing a gate isolation layer on the first gate, the second gate and the substrate, and patterning the same with a photolithographic process to form a first via in the gate isolation layer correspondingly above the second gate;
- step 3 deposing a second metal layer on the gate isolation layer, and patterning the second metal layer with a photolithographic process to form a source, a drain and a plurality of strip metal electrodes between the source and the drain, which are separately positioned;
- the drain is connected with the second gate through the first via
- a second via is formed on the drain
- step 4 deposing an oxide semiconductor layer on the source, the drain, the strip metal electrodes and the gate isolation layer, and patterning the same with a photolithographic process to form an active layer, and the active layer comprises a main body and a plurality of short channels connected to the main body between the source and the drain, and the plurality of short channels are separated with the plurality of strip metal electrodes;
- step 5 deposing a passivation layer on the active layer, the source and the drain, and patterning the same with a photolithographic process to form a third via in the passivation layer correspondingly above the drain;
- the passivation layer fills in the second via on the drain.
- Material of the active layer is metal oxide.
- Material of the first gate and the second gate is copper, aluminum or molybdenum; material of the gate isolation layer is silicon oxide or silicon nitride.
- Material of the source, the drain and the strip metal electrodes is copper, aluminum or molybdenum.
- Material of the passivation layer is silicon oxide or silicon nitride.
- the present invention further provides a manufacture method of a co-planar oxide semiconductor TFT substrate structure, comprising steps of:
- step 1 providing a substrate, and deposing a first metal layer on the substrate, and patterning the first metal layer with a photolithographic process to form a first gate and a second gate which are separately positioned;
- step 2 deposing a gate isolation layer on the first gate, the second gate and the substrate, and patterning the same with a photolithographic process to form a first via in the gate isolation layer correspondingly above the second gate;
- step 3 deposing a second metal layer on the gate isolation layer, and patterning the second metal layer with a photolithographic process to form a source, a drain and a plurality of strip metal electrodes between the source and the drain, which are separately positioned;
- the drain is connected with the second gate through the first via
- a second via is formed on the drain
- step 4 deposing an oxide semiconductor layer on the source, the drain, the strip metal electrodes and the gate isolation layer, and patterning the same with a photolithographic process to form an active layer, and the active layer comprises a main body and a plurality of short channels connected to the main body between the source and the drain, and the plurality of short channels are separated with the plurality of strip metal electrodes;
- step 5 deposing a passivation layer on the active layer, the source and the drain, and patterning the same with a photolithographic process to form a third via in the passivation layer correspondingly above the drain;
- the passivation layer fills in the second via on the drain
- material of the active layer is metal oxide
- material of the first gate and the second gate is copper, aluminum or molybdenum; material of the gate isolation layer is silicon oxide or silicon nitride;
- material of the source, the drain and the strip metal electrodes is copper, aluminum or molybdenum
- material of the passivation layer is silicon oxide or silicon nitride.
- the present invention provides a co-planar oxide semiconductor TFT substrate structure and a manufacture method thereof.
- the active layer comprises a main body and a plurality of short channels connected to the main body, and the plurality of short channels are separated with the plurality of strip metal electrodes to make the active layer possess higher mobility and lower leak current.
- the present invention provides a manufacture method of a co-planar oxide semiconductor TFT substrate structure.
- the source, the drain and the plurality of strip metal electrodes between the source and the drain, which are separately positioned are formed, and as deposing the oxide semiconductor layer in the next process, the plurality of short channels can be formed between the source and the drain, and the plurality of short channels can separate the plurality of strip metal electrodes.
- the method is simple and does not require usage of additional mask or process to obtain the active layer structure different from prior art.
- the manufactured actively layer possesses higher mobility and lower leak current. Thus, the performance of the TFT element can be improved.
- FIG. 1 is a diagram of step 1 in a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to prior art
- FIG. 2 is a diagram of step 2 in a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to prior art
- FIG. 3 is a diagram of step 3 in a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to prior art
- FIG. 4 is a diagram of step 4 in a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to prior art
- FIG. 5 is a diagram of step 5 in a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to prior art
- FIG. 6 is a sectional diagram of a co-planar oxide semiconductor TFT substrate structure according to the present invention.
- FIG. 7 is a flowchart of a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to the present invention.
- FIG. 8 is a diagram of step 1 in a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to the present invention.
- FIG. 9 is a diagram of step 2 in a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to the present invention.
- FIG. 10 is a diagram of step 3 in a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to the present invention.
- FIG. 11 is a diagram of step 4 in a manufacture method of a co-planar oxide semiconductor TFT substrate structure according to the present invention.
- the present invention first provides a co-planar oxide semiconductor TFT substrate structure, comprising a substrate 10 , a first gate 21 and a second gate 22 on the substrate 10 , a gate isolation layer 30 on the first gate 21 , the second gate 22 and the substrate 10 , a source 41 , a drain 42 on the gate isolation layer 30 , a plurality of strip metal electrodes 43 between the source 41 and the drain 42 , which are separately positioned, an active layer 50 on the source 41 , the drain 42 , the strip metal electrodes 43 and the gate isolation layer 30 , a passivation layer 60 on the active layer 50 , the source 41 and the drain 42 ;
- the active layer 50 comprises a main body 51 and a plurality of short channels 52 connected to the main body 51 between the source 41 and the drain 42 , and the plurality of short channels 52 are separated with the plurality of strip metal electrodes 43 .
- the gate isolation layer 30 is provided with a first via 31 correspondingly above the second gate 22 , and the drain 42 is connected with the second gate 22 through the first via 31 .
- the drain 42 is provided with a second via 421 , and the passivation layer 60 fills in the second via 421 .
- the passivation layer 60 is provided with a third via 61 correspondingly above the drain 42 .
- material of the first gate 21 and the second gate 22 is copper, aluminum or molybdenum.
- Material of the gate isolation layer 30 is silicon oxide or silicon nitride.
- Material of the source 41 , the drain 42 and the strip metal electrodes 43 is copper, aluminum or molybdenum.
- material of the active layer 50 is metal oxide, and preferably, the metal oxide is Indium Gallium Zinc Oxide (IGZO).
- IGZO Indium Gallium Zinc Oxide
- material of the passivation layer 60 is silicon oxide or silicon nitride.
- the present invention provides a co-planar oxide semiconductor TFT substrate structure.
- the channel of the active layer 50 is composed by a plurality of short channels 52 , which are separately positioned.
- the original long channel 510 (as shown in FIG. 5 ) is divided into several short channels 52 , which are separately positioned.
- the performance parameters such as the gate voltage (V th ), the switch speed (S.S.), the working current (I on ) and leakage current (I off ) of the TFT element can be regulated to improve the performance of the TFT element without adding photo or other processes.
- the present invention further provides a manufacture method of a co-planar oxide semiconductor TFT substrate structure, comprising steps of:
- step 1 as shown in FIG. 8 , providing a substrate 10 , and deposing a first metal layer on the substrate 10 , and patterning the first metal layer with a photolithographic process to form a first gate 21 and a second gate 22 which are separately positioned.
- material of the first gate 21 and the second gate 22 is copper, aluminum or molybdenum.
- step 2 deposing a gate isolation layer 30 on the first gate 21 , the second gate 22 and the substrate 10 , and patterning the same with a photolithographic process to form a first via 31 in the gate isolation layer 30 correspondingly above the second gate 22 .
- material of the gate isolation layer 30 is silicon oxide or silicon nitride.
- step 3 deposing a second metal layer on the gate isolation layer 30 , and patterning the second metal layer with a photolithographic process to form a source 41 , a drain 42 and a plurality of strip metal electrodes 43 between the source 41 and the drain 42 , which are separately positioned.
- the drain 42 is connected with the second gate 22 through the first via 31 .
- a second via 421 is formed on the drain 42 .
- the source 41 , the drain 42 and the strip metal electrodes 43 are formed with one photolithographic process.
- material of the source 41 , the drain 42 and the strip metal electrodes 43 is copper, aluminum or molybdenum.
- step 4 deposing an oxide semiconductor layer on the source 41 , the drain 42 , the strip metal electrodes 43 and the gate isolation layer 30 , and patterning the same with a photolithographic process to form an active layer 50 , and the active layer 50 comprises a main body 51 and a plurality of short channels 52 connected to the main body 51 between the source 41 and the drain 42 , and the plurality of short channels 52 are separated with the plurality of strip metal electrodes 43 .
- material of the active layer 50 is metal oxide, and preferably, the metal oxide is Indium Gallium Zinc Oxide (IGZO).
- IGZO Indium Gallium Zinc Oxide
- the source 41 , the drain 42 and the plurality of strip metal electrodes 43 between the source 41 and the drain 42 , which are separately positioned are formed, and as deposing the oxide semiconductor layer in step 4 , the plurality of short channels 52 can be formed between the source 41 and the drain 42 , and the plurality of short channels 52 can separate the plurality of strip metal electrodes 43 .
- the method is simple and does not require additional mask or process to obtain the active layer structure different from prior art.
- the manufactured actively layer 50 possesses higher mobility and lower leak current. Thus, the performance of the TFT element can be improved.
- step 5 deposing a passivation layer 60 on the active layer 50 , the source 41 and the drain 42 , and patterning the same with a photolithographic process to form a third via 61 in the passivation layer 60 correspondingly above the drain 42 . Accordingly, the co-planar oxide semiconductor TFT substrate structure shown in FIG. 6 can be obtained.
- the passivation layer 60 fills in the second via 421 on the drain 42 .
- material of the passivation layer 60 is silicon oxide or silicon nitride.
- the present invention provides a manufacture method of a co-planar oxide semiconductor TFT substrate structure.
- the source, the drain and the plurality of strip metal electrodes between the source and the drain, which are separately positioned are formed, and as deposing the oxide semiconductor layer in the next process, the plurality of short channels can be formed between the source and the drain, and the plurality of short channels can separate the plurality of strip metal electrodes.
- the method is simple and does not require additional mask or process to obtain the active layer structure different from prior art.
- the manufactured actively layer possesses higher mobility and lower leak current. Thus, the performance of the TFT element can be improved.
- the active layer comprises a main body and a plurality of short channels connected to the main body between the source and the drain, and the plurality of short channels are separated with the plurality of strip metal electrodes to make the active layer possess higher mobility and lower leak current.
- the present invention provides a manufacture method of a co-planar oxide semiconductor TFT substrate structure.
- the source, the drain and the plurality of strip metal electrodes between the source and the drain, which are separately positioned are formed, and as deposing the oxide semiconductor layer in the next process, the plurality of short channels can be formed between the source and the drain, and the plurality of short channels can separate the plurality of strip metal electrodes.
- the method is simple and does not require usage of additional mask or process to obtain the active layer structure different from prior art.
- the manufactured actively layer possesses higher mobility and lower leak current. Thus, the performance of the TFT element can be improved.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Thin Film Transistor (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/436,690 US9768324B2 (en) | 2015-05-11 | 2017-02-17 | Co-planar oxide semiconductor TFT substrate structure and manufacture method thereof |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510236460.9 | 2015-05-11 | ||
CN201510236460 | 2015-05-11 | ||
CN201510236460.9A CN104934444B (en) | 2015-05-11 | 2015-05-11 | Coplanar type oxide semiconductor TFT substrate structure and preparation method thereof |
PCT/CN2015/081729 WO2016179877A1 (en) | 2015-05-11 | 2015-06-18 | Coplanar oxide semiconductor tft substrate structure and manufacturing method therefor |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/436,690 Division US9768324B2 (en) | 2015-05-11 | 2017-02-17 | Co-planar oxide semiconductor TFT substrate structure and manufacture method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160351723A1 US20160351723A1 (en) | 2016-12-01 |
US9614104B2 true US9614104B2 (en) | 2017-04-04 |
Family
ID=54121532
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/771,204 Active US9614104B2 (en) | 2015-05-11 | 2015-06-18 | Co-planar oxide semiconductor TFT substrate structure and manufacture method thereof |
US15/436,690 Active US9768324B2 (en) | 2015-05-11 | 2017-02-17 | Co-planar oxide semiconductor TFT substrate structure and manufacture method thereof |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/436,690 Active US9768324B2 (en) | 2015-05-11 | 2017-02-17 | Co-planar oxide semiconductor TFT substrate structure and manufacture method thereof |
Country Status (6)
Country | Link |
---|---|
US (2) | US9614104B2 (en) |
JP (1) | JP6560760B2 (en) |
KR (1) | KR20170085068A (en) |
CN (1) | CN104934444B (en) |
GB (1) | GB2547858B (en) |
WO (1) | WO2016179877A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106876479B (en) | 2017-04-19 | 2020-03-06 | 京东方科技集团股份有限公司 | Thin film transistor and preparation method thereof, array substrate and preparation method thereof, and display panel |
CN109860059B (en) * | 2019-02-15 | 2020-10-27 | 深圳市华星光电技术有限公司 | Method for manufacturing thin film transistor device |
CN111180523A (en) * | 2019-12-31 | 2020-05-19 | 成都中电熊猫显示科技有限公司 | Thin film transistor, array substrate and liquid crystal display panel |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160027904A1 (en) * | 2014-07-22 | 2016-01-28 | Shenzhen China Star Optoelectronics Technology Co. Ltd. | Method for manufacturing coplanar oxide semiconductor tft substrate |
US9418842B2 (en) * | 2011-11-30 | 2016-08-16 | Ricoh Company, Ltd. | Coating liquid for forming metal oxide thin film, metal oxide thin film, field-effect transistor, and method for manufacturing field-effect transistor |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0747876Y2 (en) * | 1988-10-19 | 1995-11-01 | 富士ゼロックス株式会社 | Thin film transistor |
KR100682892B1 (en) * | 2004-09-25 | 2007-02-15 | 삼성전자주식회사 | The fabrication method of thin film transistor |
WO2007080576A1 (en) * | 2006-01-09 | 2007-07-19 | Technion Research And Development Foundation Ltd. | Transistor structures and methods of fabrication thereof |
JP5525692B2 (en) * | 2007-02-22 | 2014-06-18 | 三星ディスプレイ株式會社 | Display substrate, manufacturing method thereof, and display device including the same |
JP5434000B2 (en) * | 2008-07-17 | 2014-03-05 | 株式会社リコー | Field effect transistor and manufacturing method thereof |
TWI495108B (en) * | 2008-07-31 | 2015-08-01 | Semiconductor Energy Lab | Method for manufacturing semiconductor devices |
CN101740631B (en) * | 2008-11-07 | 2014-07-16 | 株式会社半导体能源研究所 | Semiconductor device and method for manufacturing the semiconductor device |
US8338226B2 (en) * | 2009-04-02 | 2012-12-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
TWI596741B (en) * | 2009-08-07 | 2017-08-21 | 半導體能源研究所股份有限公司 | Semiconductor device and method for manufacturing the same |
WO2011027702A1 (en) * | 2009-09-04 | 2011-03-10 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device and method for manufacturing the same |
WO2011037008A1 (en) * | 2009-09-24 | 2011-03-31 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing oxide semiconductor film and method for manufacturing semiconductor device |
CN104040683B (en) * | 2012-11-30 | 2017-04-19 | 深圳市柔宇科技有限公司 | Self-aligned metal oxide thin-film transistor component and production method thereof |
CN103107202B (en) * | 2013-01-23 | 2016-04-27 | 深圳市华星光电技术有限公司 | A kind of thin-film transistor structure, liquid crystal indicator and a kind of manufacture method |
-
2015
- 2015-05-11 CN CN201510236460.9A patent/CN104934444B/en active Active
- 2015-06-18 US US14/771,204 patent/US9614104B2/en active Active
- 2015-06-18 JP JP2017545380A patent/JP6560760B2/en active Active
- 2015-06-18 WO PCT/CN2015/081729 patent/WO2016179877A1/en active Application Filing
- 2015-06-18 GB GB1708873.3A patent/GB2547858B/en not_active Expired - Fee Related
- 2015-06-18 KR KR1020177015551A patent/KR20170085068A/en not_active Application Discontinuation
-
2017
- 2017-02-17 US US15/436,690 patent/US9768324B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9418842B2 (en) * | 2011-11-30 | 2016-08-16 | Ricoh Company, Ltd. | Coating liquid for forming metal oxide thin film, metal oxide thin film, field-effect transistor, and method for manufacturing field-effect transistor |
US20160027904A1 (en) * | 2014-07-22 | 2016-01-28 | Shenzhen China Star Optoelectronics Technology Co. Ltd. | Method for manufacturing coplanar oxide semiconductor tft substrate |
Also Published As
Publication number | Publication date |
---|---|
US20170162717A1 (en) | 2017-06-08 |
US9768324B2 (en) | 2017-09-19 |
US20160351723A1 (en) | 2016-12-01 |
CN104934444A (en) | 2015-09-23 |
WO2016179877A1 (en) | 2016-11-17 |
JP6560760B2 (en) | 2019-08-14 |
KR20170085068A (en) | 2017-07-21 |
GB2547858A (en) | 2017-08-30 |
GB201708873D0 (en) | 2017-07-19 |
JP2018509761A (en) | 2018-04-05 |
CN104934444B (en) | 2018-01-02 |
GB2547858B (en) | 2020-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9768323B2 (en) | Manufacture method of dual gate oxide semiconductor TFT substrate and structure thereof | |
US10211229B2 (en) | Polysilicon thin film transistor and manufacturing method thereof, array substrate | |
CN106558593B (en) | Array substrate, display panel, display device and preparation method of array substrate | |
US9947699B2 (en) | Manufacturing method of dual gate oxide semiconductor TFT substrate and substrate thereof | |
US9799677B2 (en) | Structure of dual gate oxide semiconductor TFT substrate | |
US9922995B2 (en) | Structure of dual gate oxide semiconductor TFT substrate including TFT having top and bottom gates | |
US9716119B2 (en) | Manufacturing method of dual gate TFT substrate and structure thereof | |
US20180083142A1 (en) | Manufacture method of tft substrate and manufactured tft substrate | |
US9401418B2 (en) | Method of manufacturing thin film transistor and organic light emitting diode display | |
US20170352711A1 (en) | Manufacturing method of tft backplane and tft backplane | |
CN108447822A (en) | The production method of LTPS TFT substrates | |
US9768324B2 (en) | Co-planar oxide semiconductor TFT substrate structure and manufacture method thereof | |
WO2016033836A1 (en) | Manufacturing method and structure of oxide semiconductor tft substrate | |
CN105789317A (en) | Thin film transistor device and preparation method therefor | |
US10629746B2 (en) | Array substrate and manufacturing method thereof | |
CN109616444B (en) | TFT substrate manufacturing method and TFT substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO. Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LV, XIAOWEN;TSENG, CHIHYUAN;REEL/FRAME:036444/0192 Effective date: 20150819 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |