US9373580B2 - Dual hard mask lithography process - Google Patents

Dual hard mask lithography process Download PDF

Info

Publication number
US9373580B2
US9373580B2 US14/140,060 US201314140060A US9373580B2 US 9373580 B2 US9373580 B2 US 9373580B2 US 201314140060 A US201314140060 A US 201314140060A US 9373580 B2 US9373580 B2 US 9373580B2
Authority
US
United States
Prior art keywords
layer
hard mask
mask layer
lithographic
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US14/140,060
Other versions
US20140110846A1 (en
Inventor
John C. Arnold
Sean D. Burns
Steven J. Holmes
David V. Horak
Muthumanickam Sankarapandian
Yunpeng Yin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries US Inc
Original Assignee
GlobalFoundries Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GlobalFoundries Inc filed Critical GlobalFoundries Inc
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BURNS, SEAN D., ARNOLD, JOHN C., SANKARAPANDIAN, MUTHUMANICKAM, YIN, YUNPENG, HORAK, DAVID V., HOLMES, STEVEN J.
Priority to US14/140,060 priority Critical patent/US9373580B2/en
Publication of US20140110846A1 publication Critical patent/US20140110846A1/en
Assigned to GLOBALFOUNDRIES U.S. 2 LLC reassignment GLOBALFOUNDRIES U.S. 2 LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES U.S. 2 LLC, GLOBALFOUNDRIES U.S. INC.
Publication of US9373580B2 publication Critical patent/US9373580B2/en
Application granted granted Critical
Assigned to WILMINGTON TRUST, NATIONAL ASSOCIATION reassignment WILMINGTON TRUST, NATIONAL ASSOCIATION SECURITY AGREEMENT Assignors: GLOBALFOUNDRIES INC.
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES INC.
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/0035—Multiple processes, e.g. applying a further resist layer on an already in a previously step, processed pattern or textured surface
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004—Photosensitive materials
    • G03F7/09—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
    • G03F7/091—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers characterised by antireflection means or light filtering or absorbing means, e.g. anti-halation, contrast enhancement
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004—Photosensitive materials
    • G03F7/09—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
    • G03F7/094—Multilayer resist systems, e.g. planarising layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0338—Process specially adapted to improve the resolution of the mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/7681—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving one or more buried masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/76811—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving multiple stacked pre-patterned masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3088—Process specially adapted to improve the resolution of the mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24355—Continuous and nonuniform or irregular surface on layer or component [e.g., roofing, etc.]

Definitions

  • the present disclosure relates to methods of forming lithographic patterns, and particularly to methods of forming lithographic patterns employing bilayer metallic hard masks, and structures for effecting the same.
  • Single exposure lithography employing a 193 nm wavelength light source is approaching its limit at printing features having a pitch less than 80 nm.
  • double exposure methods have been proposed.
  • Double via exposure methods as known in the art employ an organic planarization layer (OPL) to memorize two lithographic patterns, which are transferred into the organic planarization layer through two distinct combinations of lithographic exposure and development and a pattern transfer etch.
  • OPL organic planarization layer
  • the first pattern memorized in the lower OPL are filled with the upper OPL layer, and hence the first pattern needs to be re-opened during the second pattern transfer into the lower OPL.
  • the OPL thickness to be removed in the first patterns includes both the lower OPL and the upper OPL
  • the OPL etch time in the first patterns needs to be 100% longer than in the second pattern. For this reason, the fidelity of pattern transfer is compromised for the pattern that is transferred first.
  • the via holes derived from the second pattern tend to become wider and develop irregularities during the transfer of the first pattern into the organic planarization layer. Therefore, a method is desired to transfer two patterns with high fidelity to form a composite pattern including sublithographic features.
  • a first metallic hard mask layer is deposited over an interconnect-level dielectric layer and is patterned with a line pattern. At least one dielectric material layer, a second metallic hard mask layer, a first organic planarization layer, and a first photoresist are applied above the first metallic hard mask layer. The first photoresist is patterned with a first via pattern, which is transferred into the second metallic hard mask layer, with top dielectric layer in the at least one dielectric layer as the etch stop layer. After removing the first organic planarization layer, a second organic planarization layer and a second photoresist are applied. The second photoresist is patterned with a second via pattern, which is transferred into the second metallic hard mask layer.
  • the second metallic hard mask layer includes a first composite pattern of the first and second via patterns, which is transferred into at least one dielectric material layer, using the second metallic layer as the etch masking layer.
  • a second composite pattern that limits the first composite pattern with the areas of the openings in the first metallic hard mask layer is transferred into the interconnect-level dielectric layer to form a composite via pattern therein.
  • the line pattern can be subsequently transferred into the upper portion of the interconnect-level dielectric layer.
  • a method of forming a structure includes: forming a stack including at least a dielectric material layer and a first metallic hard mask layer; patterning the first metallic hard mask layer with at least one line pattern; forming at least a second metallic hard mask layer over the patterned first metallic hard mask layer; forming a first composite pattern including a first lithographic pattern and a second lithographic pattern in the second metallic hard mask layer only, wherein the first lithographic pattern and the second lithographic pattern are transferred into the second metallic hard mask layer by different etch processes; and transferring a second composite pattern including an intersection of the first composite pattern and the at least one line pattern into the dielectric material layer.
  • a method of forming a structure includes: forming a stack including at least a dielectric material layer and a first metallic hard mask layer; patterning the first metallic hard mask layer with at least one line pattern; forming at least a second metallic hard mask layer and a first photoresist layer over the patterned first metallic hard mask layer; forming a first lithographic pattern in the first photoresist layer and transferring the first lithographic pattern into the second metallic hard mask layer by a first etch; forming a second photoresist layer over the second metallic hard mask layer; patterning a second lithographic pattern in the second photoresist layer and transferring the second lithographic pattern into the second metallic hard mask layer by a second etch, wherein a first composite pattern including the first lithographic pattern and the second lithographic pattern is formed in the second metallic hard mask layer; and transferring a second composite pattern including an intersection of the first composite pattern and the at least one line pattern into the dielectric material layer.
  • a method of forming a structure includes: forming a stack including at least a dielectric material layer and a first metallic hard mask layer; patterning the first metallic hard mask layer with at least one line pattern; forming at least another dielectric material layer, a second metallic hard mask layer, and a first photoresist layer over the patterned first metallic hard mask layer; forming a first lithographic pattern in the first photoresist layer and transferring the first lithographic pattern into the second metallic hard mask layer by a first etch; forming a second photoresist layer over the second metallic hard mask layer; patterning a second lithographic pattern in the second photoresist layer and transferring the second lithographic pattern into the second metallic hard mask layer by a second etch, wherein a first composite pattern including the first lithographic pattern and the second lithographic pattern is formed in the second metallic hard mask layer; transferring the first composite pattern through the at least another dielectric material layer; and transferring a second composite pattern including an intersection of the first
  • a lithographic structure which includes: a dielectric material layer located on a substrate; a first metallic hard mask layer including at least one line pattern and located over the dielectric material layer; at least another dielectric material layer located on the first metallic hard mask layer; a second metallic hard mask layer located on the at least another dielectric material layer and including at least a set of at least one hole corresponding to a first lithographic pattern; and an organic planarization layer located on the second metallic hard mask layer and including at least one trench corresponding to a second lithographic pattern different from the first lithographic pattern.
  • a lithographic structure includes: a dielectric material layer located on a substrate; a first metallic hard mask layer including at least one line pattern and located over the dielectric material layer; at least another dielectric material layer located on the first metallic hard mask layer; a second metallic hard mask layer located on the at least another dielectric material layer and including at least a set of at least one hole corresponding to a first lithographic pattern; an organic planarization layer located on the second metallic hard mask layer; and an anti-reflective coating (ARC) located on the organic planarization layer and including at least one trench corresponding to a second lithographic pattern different from the first lithographic pattern.
  • ARC anti-reflective coating
  • FIG. 1A is a top-down view of a first exemplary structure after formation and patterning of a first metallic hard mask layer according to a first embodiment of the present disclosure.
  • FIG. 1B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 1A .
  • FIG. 2A is a top-down view of the first exemplary structure after formation of a stack of a lower planarization layer and an upper dielectric layer, a second metallic hard mask layer, a first organic planarization layer (OPL), a first anti-reflective coating (ARC) layer, and a first photoresist layer, and lithographic patterning of the first photoresist layer with a first lithographic pattern according to the first embodiment of the present disclosure.
  • OPL organic planarization layer
  • ARC anti-reflective coating
  • FIG. 2B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 2A .
  • FIG. 3A is a top-down view of the first exemplary structure after transfer of the first lithographic pattern through the first ARC layer and the first OPL according to the first embodiment of the present disclosure.
  • FIG. 3B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 3A .
  • FIG. 4A is a top-down view of the first exemplary structure after transfer of the first lithographic pattern into the second metallic hard mask layer according to the first embodiment of the present disclosure.
  • FIG. 4B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 4B .
  • FIG. 5A is a top-down view of the first exemplary structure after removal of the first OPL according to the first embodiment of the present disclosure.
  • FIG. 5B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 5A .
  • FIG. 6A is a top-down view of the first exemplary structure after formation of a second OPL, a second ARC layer, and a second photoresist layer, and lithographic patterning of the second photoresist layer with a second lithographic pattern according to the first embodiment of the present disclosure.
  • FIG. 6B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 6A .
  • FIG. 7A is a top-down view of the first exemplary structure after transfer of the second lithographic pattern through the second ARC layer and the second OPL according to the first embodiment of the present disclosure.
  • FIG. 7B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 7A .
  • FIG. 8A is a top-down view of the first exemplary structure after transfer of the second lithographic pattern into the second metallic hard mask layer according to the first embodiment of the present disclosure.
  • FIG. 8B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 8B .
  • FIG. 9A is a top-down view of the first exemplary structure after removal of the second OPL according to the first embodiment of the present disclosure.
  • FIG. 9B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 9A .
  • FIG. 10A is a top-down view of the first exemplary structure after transfer of a first composite pattern in the second metallic hard mask layer through the upper dielectric layer according to the first embodiment of the present disclosure.
  • FIG. 10B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 10A .
  • FIG. 11A is a top-down view of the first exemplary structure after removal of the second metallic hard mask layer according to the first embodiment of the present disclosure.
  • FIG. 11B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 11A .
  • FIG. 12A is a top-down view of the first exemplary structure after transfer of a second composite pattern that is an intersection of the first composite pattern and the pattern in the first metallic hard mask layer into an interconnect-level dielectric material layer according to the first embodiment of the present disclosure.
  • FIG. 12B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 12A .
  • FIG. 13A is a top-down view of the first exemplary structure after removal of the second metallic hard mask layer, the upper dielectric layer, and the lower planarization layer according to the first embodiment of the present disclosure.
  • FIG. 13B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 13A .
  • FIG. 14A is a top-down view of the first exemplary structure after transfer of the pattern in the first metallic hard mask layer into an upper portion of the interconnect-level dielectric material layer according to the first embodiment of the present disclosure.
  • FIG. 14B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 14A .
  • FIG. 15A is a top-down view of the first exemplary structure after formation of dual-damascene line-via structures within the interconnect-level dielectric material layer according to the first embodiment of the present disclosure.
  • FIG. 15B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 15B .
  • FIG. 16A is a top-down view of a second exemplary structure according to a second embodiment of the present disclosure.
  • FIG. 16B is a vertical cross-sectional view along the plane B-B′ of the second exemplary structure of FIG. 16A .
  • the present disclosure relates to methods of forming lithographic patterns employing bilayer hard masks, and structures for effecting the same, which are now described in detail with accompanying figures. It is noted that like and corresponding elements are referred to by like reference numerals. The drawings are not in scale.
  • a first exemplary structure according to a first embodiment of the present disclosure includes a stack, from bottom to top, of a substrate 10 , an interconnect-level dielectric material layer 20 , a dielectric hard mask layer 30 , and a first metallic hard mask layer 40 .
  • the substrate 10 can be a semiconductor substrate including at least one semiconductor device (not shown) such as a field effect transistor, a junction transistor, a diode, a capacitor, an inductor, a resistor, an optoelectronic device, or any other semiconductor devices known in the art.
  • the substrate 10 may optionally include at least one metal interconnect structures that include metal lines and/or metal vias embedded in at least one underlying interconnect-level dielectric material layer (not shown explicitly).
  • the interconnect-level dielectric material layer 20 can be an unpatterned dielectric material layer, and can include any dielectric material that can embed metal interconnect structures.
  • the interconnect-level dielectric material layer can include silicon oxide, silicon nitride, silicon oxynitride, porous or non-porous organosilicate glass, a porous or non-porous spin-on dielectric material.
  • the thickness of the interconnect-level dielectric material layer 20 can be from 50 nm to 1,000 nm, although lesser and greater thicknesses can also be employed.
  • the interconnect-level dielectric material layer 20 can be formed by chemical vapor deposition (CVD) or spin-coating.
  • the dielectric hard mask 30 layer is an optional layer.
  • the dielectric hard mask layer 30 can be omitted if the interconnect-level dielectric material layer 20 has sufficient mechanical strength to withstand a planarization process. For example, if a top portion of the interconnect-level dielectric mask layer 20 includes silicon oxide, silicon nitride, or silicon oxynitride, the dielectric hard mask layer 30 can be omitted.
  • the dielectric hard mask layer 30 can include a material selected from silicon oxide, silicon nitride, silicon oxynitride, a dielectric metal oxide, or a combination thereof.
  • the dielectric hard mask layer 30 can be formed, for example, by chemical vapor deposition, atomic layer deposition, and/or physical vapor deposition.
  • the thickness of the dielectric hard mask layer 30 can be from 5 nm to 50 nm, although lesser and greater thicknesses can also be employed.
  • the first metallic hard mask layer 40 includes at least one metallic material and optionally includes an organic metallic material.
  • the first metallic hard mask layer 40 includes a material that provides an etch selectivity to the materials of the dielectric hard mask layer 30 and the interconnect-level dielectric material layer 20 .
  • the first metallic hard mask layer 40 consists of at least one metallic material.
  • the first metallic hard mask layer 40 can include one or more of TiN, TaN, WN, Ti, Ta, and W.
  • the first metallic hard mask layer 40 includes at least one metallic material and an organic material such as a polymer.
  • the at least one metallic material can include one or more of Ta, Ti, W, TaN, TiN, and WN.
  • the at least one metallic material can be interspersed within a matrix of the organic material.
  • the first metallic hard mask layer 40 can include a metal-organic antireflective coating (ARC) material such as Ti-including ARC material.
  • ARC metal-organic antireflective coating
  • the first metallic hard mask layer 40 can be formed by chemical vapor deposition (CVD), physical vapor deposition (PVD), or spin-coating.
  • the thickness of the first metallic hard mask layer 40 can be from 5 nm to 50 nm, although lesser and greater thicknesses can also be employed.
  • the first metallic hard mask layer 40 is subsequently patterned with at least one line pattern.
  • a line pattern refers to a pattern that includes at least one pair of parallel line edges separated by an opening therebetween.
  • the at least one line pattern can be formed by a single lithographic process including application of a photoresist, lithographic exposure and development of the photoresist with a lithographic pattern, and transfer of the lithographic pattern from the photoresist into the first metallic hard mask layer 40 , and removal of the photoresist.
  • the at least one line pattern can be formed by a plurality of lithographic processes.
  • Each of the plurality of lithographic processes includes application of a photoresist, lithographic exposure and development of the photoresist with a lithographic pattern, and transfer of the lithographic pattern from the photoresist into the first metallic hard mask layer 40 , and removal of the photoresist.
  • Each lithographic pattern among the plurality of lithographic processes can be different.
  • the at least one line pattern in the first metallic hard mask layer 40 can have a sublithographic spacing if a plurality of lithographic processes are employed to form the at least one line pattern.
  • a sublithographic feature refers to a feature having a dimension smaller than the dimension of a minimum feature that can be printed through a single exposure lithographic process.
  • the minimum pitch that can be printed by a single exposure lithographic process is about 80 nm.
  • At least one dielectric material layer ( 50 , 60 ), a second metallic hard mask layer 70 , a first organic planarization layer (OPL) 80 , a first anti-reflective coating (ARC) layer, and a first photoresist layer 97 are sequentially deposited.
  • the at least one dielectric material layer ( 50 , 60 ) can be a stack of a plurality of dielectric material layers, or a single dielectric material layer, or a combination of an organic planarization layer and a dielectric material layer.
  • the at least one dielectric material layer ( 50 , 60 ) can be a stack of a lower planarization layer 50 and an upper dielectric layer 60 .
  • the lower planarization layer 50 includes at least one of a self-planarizing organic planarization material or amorphous carbon.
  • the self-planarizing organic planarization material can be a polymer layer with low viscosity so that the material of the lower planarization layer 50 flows to fill recessed regions, i.e., the trenches formed within the first metallic hard mask layer 40 , upon application or deposition.
  • the self-planarizing organic planarization material can be any material employed for an organic planarization layer in trilayer lithography methods known in the art.
  • the lower planarization layer 50 can be formed, for example, by spin coating or chemical vapor deposition.
  • the thickness of the lower planarization layer 50 can be from 50 nm to 200 nm, although lesser and greater thicknesses can also be employed.
  • the upper dielectric layer 60 can be silicon oxide layer or a silicon-containing anti-reflective coating (ARC) layer.
  • the silicon oxide layer can be deposited, for example, by spin coating or by chemical vapor deposition.
  • the silicon-containing ARC layer can be deposited by spin coating.
  • the thickness of the upper dielectric layer 60 can be from 10 nm to 100 nm, although lesser and greater thicknesses can also be employed.
  • the second metallic hard mask layer 70 includes at least one metallic material and optionally includes an organic material.
  • the second metallic hard mask layer 70 includes a material that provides an etch selectivity to the materials of the at least one dielectric material layer ( 50 , 60 ).
  • the second metallic hard mask layer 70 consists of at least one metallic material.
  • the second metallic hard mask layer 70 can include one or more of TiN, TaN, WN, Ti, Ta, and W.
  • the second metallic hard mask layer 70 includes at least one metallic material and an organic material such as a polymer.
  • the at least one metallic material can include one or more of Ta, Ti, W, TaN, TiN, and WN.
  • the at least one metallic material can be interspersed within a matrix of the organic material.
  • the second metallic hard mask layer 70 can include a metal-organic antireflective coating (ARC) material such as Ti-including ARC material.
  • ARC metal-organic antireflective coating
  • the second metallic hard mask layer 70 can be formed by chemical vapor deposition (CVD), physical vapor deposition (PVD), or spin-coating.
  • the thickness of the second metallic hard mask layer 70 can be from 5 nm to 50 nm, although lesser and greater thicknesses can also be employed.
  • the first organic planarization layer (OPL) 80 is formed over the second metallic hard mask layer 70 , for example, by spin coating.
  • the first OPL 80 includes a self-planarizing organic planarization material, which can be a polymer layer with low viscosity.
  • the self-planarizing organic planarization material can be any material employed for an organic planarization layer in trilayer lithography methods known in the art.
  • the thickness of the first OPL 80 can be from 100 nm to 200 nm, although lesser and greater thicknesses can also be employed.
  • the first anti-reflective coating (ARC) layer 90 is an optional layer, and can be formed, for example, by spin coating.
  • the first ARC layer 90 can include any anti-reflective material known in the art, and can include silicon and/or an organic material.
  • the thickness of the first ARC layer 90 can be from 10 nm to 100 nm, although lesser and greater thicknesses can also be employed.
  • the first photoresist layer 97 is applied directly on the first ARC layer 90 or directly on the first OPL 80 , for example, by spin coating.
  • the thickness of the first photoresist layer 97 can be from 50 nm to 600 nm, although lesser and greater thicknesses can also be employed.
  • the first photoresist layer 97 can be a layer of a photoresist sensitive to deep-ultraviolet (DUV) radiation, extreme ultraviolet (EUV), or mid-ultraviolet (MUV) radiation as known in the art, or can be an e-beam resist that is sensitive to radiation of energetic electrons.
  • DUV deep-ultraviolet
  • EUV extreme ultraviolet
  • UUV extreme ultraviolet
  • the first photoresist layer 97 is patterned with a first lithographic pattern by lithographic exposure and development.
  • the first lithographic pattern can be a via pattern including shapes for a plurality of first via holes.
  • the shapes for the plurality of first via holes can include circles and/or ellipses.
  • the plurality of first via holes can include via holes that have minimum printable sizes for any given shape, e.g., a minimum-printable size circle or a minimum printable size ellipse for any given eccentricity.
  • the plurality of first via holes can include one or more of an ellipse having a semiminor axis b in a direction parallel to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40 and having a semimajor axis in the direction perpendicular to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40 .
  • Selection of the semiminor axis b in the direction parallel to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40 enables subsequent formation of a via hole having a width in the perpendicular to the metal line direction that is less than the minimum printable diameter for a circle in a lithographic pattern.
  • the vias can be only transferred into the dielectric layer 20 within the metal trenches. This structure is herein referred to as “self-aligned vias,” i.e., vias self-aligned to the metal trenches.
  • the first lithographic pattern in the first photoresist layer 97 is transferred into underlying layers through a set of at least one etch process, which is herein collectively referred to a “first etch.” Specifically, the first lithographic pattern in the first photoresist layer 97 is transferred into the first ARC layer 90 employing the first photoresist layer 97 as an etch mask during a first step of the first etch. The portions of the first ARC layer 90 underlying openings in the first photoresist layer 97 is etched through, and the first lithographic pattern is subsequently transferred through the first OPL 80 during a second step of the first etch. Top surfaces of the second metallic hard mask layer 70 are physically exposed at the bottom of each vias that is formed within the first OPL during the second step of the first etch.
  • the first step and the second step of the first etch can be performed, for example, by an anisotropic etch such as a reactive ion etch. At least one fluorocarbon gases and/or at least one hydrofluorocarbon gas and/or oxygen and/or nitrogen can be employed to effect the transfer of the first lithographic pattern from the first photoresist layer 97 into the first OPL 80 .
  • the first step and the second step of the first etch may employ the same chemistry or different chemistries, and may employ the same or different pressure and/or temperature.
  • the first ARC layer 90 can functions as an etch mask during the transfer of the first lithographic pattern into the first OPL 80 .
  • the first lithographic pattern in the first OPL 80 and the first ARC layer 90 is transferred into the second metallic hard mask layer 70 during a third step of the first etch.
  • the third step of the first etch contains halogen gases and/or noble gases.
  • the third step of this first etch contains Cl 2 and Ar.
  • Top surfaces of the at least one dielectric material layer ( 50 , 60 ) are physically exposed but not etched through at the bottom of each vias in the first OPL 80 at the end of the third step of the first etch.
  • the top dielectric layer in the at least one dielectric layer ( 50 , 60 ) will be an etch stop layer.
  • the first ARC layer 90 can be consumed during the third step of the first etch.
  • any remaining portion of the first OPL 80 is removed from above the second metallic hard mask layer 70 , for example, by ashing.
  • the removal of the first OPL 80 is selective to the materials of the second metallic hard mask layer 70 and to the top portion of the at least one dielectric material layer ( 50 , 60 ).
  • a second OPL 180 , a second ARC layer 190 , and a second photoresist layer 197 are sequentially formed over the patterned second metallic hard mask layer 70 .
  • the second OPL 180 is formed over the second metallic hard mask layer 70 , for example, by spin coating.
  • the second OPL 180 includes a self-planarizing organic planarization material, which can be a polymer layer with low viscosity.
  • the self-planarizing organic planarization material can be any material employed for an organic planarization layer in trilayer lithography methods known in the art.
  • the material of the second OPL 180 can be the same as, or different from, the material of the first OPL 80 .
  • the thickness of the second OPL 180 as measured from above the top surface of the patterned second metallic hard mask layer 70 , can be from 50 nm to 200 nm, although lesser and greater thicknesses can also be employed.
  • the second ARC layer 190 is an optional layer, and can be formed, for example, by spin coating.
  • the second ARC layer 190 can include any anti-reflective material known in the art, and can include silicon and/or an organic material.
  • the thickness of the second ARC layer 190 can be from 10 nm to 100 nm, although lesser and greater thicknesses can also be employed.
  • the second photoresist layer 197 is applied directly on the second ARC layer 190 or directly on the second OPL 180 , for example, by spin coating.
  • the thickness of the second photoresist layer 197 can be from 50 nm to 600 nm, although lesser and greater thicknesses can also be employed.
  • the second photoresist layer 197 can be a layer of a photoresist sensitive to deep-ultraviolet (DUV) radiation, extreme ultraviolet (EUV), or mid-ultraviolet (MUV) radiation as known in the art, or can be an e-beam resist that is sensitive to radiation of energetic electrons.
  • the second photoresist layer 197 is patterned with a second lithographic pattern by lithographic exposure and development.
  • the second lithographic pattern can be a via pattern including shapes for a plurality of second via holes.
  • the shapes for the plurality of second via holes can include circles and/or ellipses.
  • the plurality of second via holes can include via holes that have minimum printable sizes for any given shape.
  • the plurality of second via holes can include one or more of an ellipse having a semiminor axis b in a direction parallel to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40 and having a semimajor axis in the direction perpendicular to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40 .
  • Selection of the semiminor axis b in the direction parallel to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40 enables subsequent formation of a via hole having a width in the perpendicular to the metal line direction that is less than the minimum printable diameter for a circle in a lithographic pattern.
  • the vias will be only transferred into the dielectric layer 20 within the metal trenches. In another words, this is called self aligned vias to the metal trenches.
  • the second lithographic pattern in the second photoresist layer 197 is transferred into underlying layers through a set of at least one etch process, which is herein collectively referred to a “second etch.” Specifically, the second lithographic pattern in the second photoresist layer 197 is transferred into the second ARC layer 190 employing the second photoresist layer 197 as an etch mask during a first step of the second etch. The portions of the second ARC layer 190 underlying openings in the second photoresist layer 197 is etched through, and the second lithographic pattern is subsequently transferred through the second OPL 180 during a second step of the second etch. Top surfaces of the second metallic hard mask layer 70 are physically exposed at the bottom of each trench that is formed within the second OPL 180 during the second step of the second etch.
  • the first step and the second step of the second etch can be effected, for example, by an anisotropic etch such as a reactive ion etch. At least one fluorocarbon gases and/or at least one hydrofluorocarbon gas and/or oxygen and/or nitrogen can be employed to effect the transfer of the second lithographic pattern from the second photoresist layer 197 into the second OPL 180 .
  • the first step and the second step of the second etch may employ the same chemistry or different chemistries, and may employ the same or different pressure and/or temperature.
  • the second ARC layer 190 can function as an etch mask during the transfer of the second lithographic pattern into the second OPL 180 .
  • the first exemplary structure at the end of the second step of the second etch, as illustrated in FIGS. 7A and 7B is a lithographic structure that includes a dielectric material layer, i.e., the interconnect-level dielectric material layer 20 , located on the substrate 10 ; the first metallic hard mask layer 40 including the at least one line pattern and located over the interconnect-level dielectric material layer 20 ; at least another dielectric material layer, i.e., the stack of the lower planarization layer 50 and the upper dielectric layer 60 , located on the first metallic hard mask layer 40 ; and the second metallic hard mask layer 70 located on the at least another dielectric material layer and including at least a set of at least one hole corresponding to the first lithographic pattern; and an organic planarization layer, i.e., the second OPL 180 , located on the second metallic hard mask layer 70 and including at least one via corresponding to the second lithographic pattern that is different from the first lithographic pattern.
  • the lithographic structure further includes an anti-reflective
  • the second lithographic pattern in the second OPL 180 and the second ARC layer 190 is transferred into the second metallic hard mask layer 70 during a third step of the second etch.
  • the third step of the second etch contains halogen gases and/or noble gases.
  • the third step of this second etch contains Cl 2 and Ar.
  • Top surfaces of the at least one dielectric material layer ( 50 , 60 ) are physically exposed, but not etched through at the bottom of each via in the second OPL 180 at the end of the third step of the second etch.
  • the top dielectric layer in the at least one dielectric layer ( 50 , 60 ) acts as an etch stop layer.
  • the second ARC layer 190 can be consumed during the third step of the second etch.
  • a first composite pattern including the first lithographic pattern and the second lithographic pattern is formed in the second metallic hard mask layer 70 by a combination of the first etch and the second etch.
  • the first lithographic pattern and the second lithographic pattern are transferred into the second metallic hard mask layer 70 by the same or different etch processes. Specifically, the first lithographic pattern is transferred into the second metallic hard mask layer 70 by the first etch, and the second lithographic pattern is transferred into the second metallic hard mask layer 70 by the second etch.
  • the first composite pattern is the union of the first lithographic pattern and the second lithographic pattern.
  • the first exemplary structure at the end of the second step of the second etch, as illustrated in FIGS. 8A and 8B is a lithographic structure that includes a dielectric material layer, i.e., the interconnect-level dielectric material layer 20 , located on the substrate 10 ; the first metallic hard mask layer 40 including the at least one line pattern and located over the interconnect-level dielectric material layer 20 ; at least another dielectric material layer, i.e., the stack of the lower planarization layer 50 and the upper dielectric layer 60 , located on the first metallic hard mask layer 40 ; and the second metallic hard mask layer 70 located on the at least one dielectric material layer ( 50 , 60 ) and including a set of at least one hole corresponding to the first lithographic pattern and including a set of at least another hole corresponding to the second lithographic pattern; and an organic planarization layer, i.e., the second OPL 180 , located on the second metallic hard mask layer 70 and including at least one via corresponding to the second lithographic pattern that
  • the set of at least one hole in the second metallic hard mask layer 70 corresponding to the first lithographic pattern is filled with the second OPL 180 , and the set of at least another hole in the second metallic hard mask layer 70 corresponding to the second lithographic pattern is not filled with the second OPL 180 .
  • any remaining portion of the second OPL 180 is removed from above the second metallic hard mask layer 70 , for example, by ashing.
  • the removal of the second OPL 180 is selective to the materials of the second metallic hard mask layer 70 and to the top portion of the at least one dielectric material layer ( 50 , 60 ).
  • the first composite pattern is transferred through the at least one dielectric material layer ( 50 , 60 ) employing another etch, which is herein referred to as a “third etch.”
  • the third etch can be an anisotropic etch such as a reactive ion etch.
  • the third etch employs the patterned second metallic hard mask layer 70 as an etch mask, and employs the lower planarization layer 50 as a stopping layer. By the end of this third etch, the lower planarization layer 50 is not etched through.
  • the second metallic hardmask 70 is removed by employing an etch.
  • This etch can be dry plasma etch or wet treatment that are selective against the at least one dielectric layer ( 50 , 60 ).
  • this etch can employ a plasma etch chemistry that contains halogen gases and/or noble gases.
  • this dry plasma etch chemistry contains Cl 2 and Ar, or Cl 2 and He.
  • the at least one dielectric layer ( 50 , 60 ) main contain only one dielectric layer.
  • the second metallic hardmask layer 70 is different from the first metallic layer 40 .
  • the second metallic hardmask layer 70 is Ti containing ARC layer, and the first metallic layer 40 employs TiN.
  • the third etch employs the patterned second metallic hard mask layer 70 as an etch mask, and employs the first metallic layer 40 as a stopping layer. In this embodiment, the second metallic hardmask 70 is still removed after the third etch.
  • the second metallic hardmask 70 is removed by a wet chemistry that is selective against the at first metallic hardmask 40 , the single layer dielectric layer between the two metallic hardmask layers, and the dielectric hard mask layer 30 and the interconnect-level dielectric material layer 20 .
  • the second composite pattern is transferred into the dielectric hard mask layer 30 and the interconnect-level dielectric material layer 20 employing yet another etch, which is herein referred to as a “fourth etch.”
  • the fourth etch can be an anisotropic etch such as a reactive ion etch.
  • the fourth etch employs the combination of the at least one dielectric layer ( 50 , 60 ) and the first metallic hardmask 40 as the etch mask.
  • the etch chemistry of the fourth etch etches the dielectric materials of the dielectric hard mask layer 30 and the interconnect-level dielectric material layer 20 , and is selective to the first metallic hardmask 40 .
  • the second composite pattern can be transferred to the first depth d 1 within the interconnect-level dielectric material layer 20 .
  • the first depth d 1 can be less than or equal to the thickness t of the interconnect-level dielectric material layer 20 .
  • the at least one dielectric layer ( 50 , 60 ) are removed from above the first metallic hard mask layer 40 .
  • the dielectric layer 60 is removed sacrificially during the dielectric hard mask layer 30 and the interconnect-level dielectric material layer 20 etch.
  • the lower planarization layer 50 can be washed away by employing oxygen containing plasma.
  • this single layer of dielectric layer can be removed by a wet treatment, such as a dilute HF etch.
  • the at least one line pattern in the first metallic hard mask layer 40 is transferred into an upper portion of the interconnect-level dielectric material layer 20 employing another etch, which is herein referred to as a “fifth etch”, where the first metallic hardmask layer 40 acts as an etch masking layer.
  • the fifth etch can be an anisotropic etch such as a reactive ion etch.
  • the transfer of the at least one line pattern in the first metallic hard mask layer 40 into the upper portion of the interconnect-level dielectric material layer 20 forms at least one line trench.
  • the second composite pattern which is present within the interconnect-level dielectric material layer 20 at the vias 21 , is further transferred to another depth that is greater than the second depth d 1 , and etched through the interconnect-level dielectric material layer 20 during transfer of the at least one line pattern into the interconnect-level dielectric material layer 20 .
  • At least one dual-damascene trench 23 in which at least one via cavity is integrally formed with at least one line cavity, is formed within the interconnect-level dielectric material layer 20 .
  • Each of the via cavities can extend to the bottom surface of the interconnect-level dielectric material layer 20 , and landed on the metal line underneath.
  • At least one integrated line-via structure 28 in which at least one conductive via structure is integrally formed with at least one conductive line structure, is formed within the stack of the interconnect-level dielectric material layer 20 and the optional dielectric hard mask layer 30 .
  • a conductive material can be deposited within the at least one dual-damascene trench 23 , and subsequently planarized employing a chemical mechanical polishing (CMP) that removes the first metal hardmask layer 40 , the dielectric hard mask layer 30 and an upper portion of the interconnect-level dielectric material layer 20 .
  • CMP chemical mechanical polishing
  • the methods of the present disclosure prevents lateral expansion of the second lithographic pattern during the transfer of the first lithographic pattern into the second metallic hard mask layer 70 during the second etch because the second OPL 180 covers the holes within the second metallic hard mask layer 70 that correspond to the first lithographic pattern, and this introduces OPL etch thickness difference between the two set of patterns from two litho exposures.
  • a second exemplary structure according to a second embodiment of the present disclosure can be derived from the first exemplary structure by substituting a single dielectric material layer, which is herein referred to as an inter-metallic-hard-mask dielectric material layer 150 , for the at least one dielectric material layer ( 50 , 60 ) of the first embodiment.
  • FIGS. 16A and 16B illustrate the second exemplary structure at a processing step corresponding to FIGS. 6A and 6B of the first embodiment.
  • the same processing steps can be employed as in the first embodiment except for the substitution of the inter-metallic-hard-mask dielectric material layer 150 for the at least one dielectric material layer ( 50 , 60 ) of the first embodiment.
  • the inter-metallic-hard-mask dielectric material layer 150 can include a hydrogenated silicon nitride material having a composition of Si 3 H x N y , in which x is greater than 0 and is less than 2, and y is greater than 2 and is less than 5.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Structural Engineering (AREA)
  • Architecture (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A first metallic hard mask layer over an interconnect-level dielectric layer is patterned with a line pattern. At least one dielectric material layer, a second metallic hard mask layer, a first organic planarization layer (OPL), and a first photoresist are applied above the first metallic hard mask layer. A first via pattern is transferred from the first photoresist layer into the second metallic hard mask layer. A second OPL and a second photoresist are applied and patterned with a second via pattern, which is transferred into the second metallic hard mask layer. A first composite pattern of the first and second via patterns is transferred into the at least one dielectric material layer. A second composite pattern that limits the first composite pattern with the areas of the openings in the first metallic hard mask layer is transferred into the interconnect-level dielectric layer.

Description

CROSS REFERENCE TO RELATED APPLICATION
This application is a divisional of U.S. patent application Ser. No. 13/402,068, filed Feb. 22, 2012 the entire content and disclosure of which is incorporated herein by reference.
BACKGROUND
The present disclosure relates to methods of forming lithographic patterns, and particularly to methods of forming lithographic patterns employing bilayer metallic hard masks, and structures for effecting the same.
Single exposure lithography employing a 193 nm wavelength light source is approaching its limit at printing features having a pitch less than 80 nm. In order to print features having a pitch less than 80 nm, therefore, double exposure methods have been proposed.
Double via exposure methods as known in the art employ an organic planarization layer (OPL) to memorize two lithographic patterns, which are transferred into the organic planarization layer through two distinct combinations of lithographic exposure and development and a pattern transfer etch. During the second pattern trilayer lithography, the first pattern memorized in the lower OPL are filled with the upper OPL layer, and hence the first pattern needs to be re-opened during the second pattern transfer into the lower OPL. Since the OPL thickness to be removed in the first patterns includes both the lower OPL and the upper OPL, during the second pattern transfer into the lower OPL, the OPL etch time in the first patterns needs to be 100% longer than in the second pattern. For this reason, the fidelity of pattern transfer is compromised for the pattern that is transferred first. Specifically, the via holes derived from the second pattern tend to become wider and develop irregularities during the transfer of the first pattern into the organic planarization layer. Therefore, a method is desired to transfer two patterns with high fidelity to form a composite pattern including sublithographic features.
BRIEF SUMMARY
A first metallic hard mask layer is deposited over an interconnect-level dielectric layer and is patterned with a line pattern. At least one dielectric material layer, a second metallic hard mask layer, a first organic planarization layer, and a first photoresist are applied above the first metallic hard mask layer. The first photoresist is patterned with a first via pattern, which is transferred into the second metallic hard mask layer, with top dielectric layer in the at least one dielectric layer as the etch stop layer. After removing the first organic planarization layer, a second organic planarization layer and a second photoresist are applied. The second photoresist is patterned with a second via pattern, which is transferred into the second metallic hard mask layer. The second metallic hard mask layer includes a first composite pattern of the first and second via patterns, which is transferred into at least one dielectric material layer, using the second metallic layer as the etch masking layer. A second composite pattern that limits the first composite pattern with the areas of the openings in the first metallic hard mask layer is transferred into the interconnect-level dielectric layer to form a composite via pattern therein. The line pattern can be subsequently transferred into the upper portion of the interconnect-level dielectric layer.
According to an aspect of the present disclosure, a method of forming a structure includes: forming a stack including at least a dielectric material layer and a first metallic hard mask layer; patterning the first metallic hard mask layer with at least one line pattern; forming at least a second metallic hard mask layer over the patterned first metallic hard mask layer; forming a first composite pattern including a first lithographic pattern and a second lithographic pattern in the second metallic hard mask layer only, wherein the first lithographic pattern and the second lithographic pattern are transferred into the second metallic hard mask layer by different etch processes; and transferring a second composite pattern including an intersection of the first composite pattern and the at least one line pattern into the dielectric material layer.
According to another aspect of the present disclosure, a method of forming a structure includes: forming a stack including at least a dielectric material layer and a first metallic hard mask layer; patterning the first metallic hard mask layer with at least one line pattern; forming at least a second metallic hard mask layer and a first photoresist layer over the patterned first metallic hard mask layer; forming a first lithographic pattern in the first photoresist layer and transferring the first lithographic pattern into the second metallic hard mask layer by a first etch; forming a second photoresist layer over the second metallic hard mask layer; patterning a second lithographic pattern in the second photoresist layer and transferring the second lithographic pattern into the second metallic hard mask layer by a second etch, wherein a first composite pattern including the first lithographic pattern and the second lithographic pattern is formed in the second metallic hard mask layer; and transferring a second composite pattern including an intersection of the first composite pattern and the at least one line pattern into the dielectric material layer.
According to yet another aspect of the present disclosure, a method of forming a structure includes: forming a stack including at least a dielectric material layer and a first metallic hard mask layer; patterning the first metallic hard mask layer with at least one line pattern; forming at least another dielectric material layer, a second metallic hard mask layer, and a first photoresist layer over the patterned first metallic hard mask layer; forming a first lithographic pattern in the first photoresist layer and transferring the first lithographic pattern into the second metallic hard mask layer by a first etch; forming a second photoresist layer over the second metallic hard mask layer; patterning a second lithographic pattern in the second photoresist layer and transferring the second lithographic pattern into the second metallic hard mask layer by a second etch, wherein a first composite pattern including the first lithographic pattern and the second lithographic pattern is formed in the second metallic hard mask layer; transferring the first composite pattern through the at least another dielectric material layer; and transferring a second composite pattern including an intersection of the first composite pattern and the at least one line pattern into the dielectric material layer.
According to even another aspect of the present disclosure, a lithographic structure is provided, which includes: a dielectric material layer located on a substrate; a first metallic hard mask layer including at least one line pattern and located over the dielectric material layer; at least another dielectric material layer located on the first metallic hard mask layer; a second metallic hard mask layer located on the at least another dielectric material layer and including at least a set of at least one hole corresponding to a first lithographic pattern; and an organic planarization layer located on the second metallic hard mask layer and including at least one trench corresponding to a second lithographic pattern different from the first lithographic pattern.
According to still another aspect of the present disclosure, a lithographic structure includes: a dielectric material layer located on a substrate; a first metallic hard mask layer including at least one line pattern and located over the dielectric material layer; at least another dielectric material layer located on the first metallic hard mask layer; a second metallic hard mask layer located on the at least another dielectric material layer and including at least a set of at least one hole corresponding to a first lithographic pattern; an organic planarization layer located on the second metallic hard mask layer; and an anti-reflective coating (ARC) located on the organic planarization layer and including at least one trench corresponding to a second lithographic pattern different from the first lithographic pattern.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
FIG. 1A is a top-down view of a first exemplary structure after formation and patterning of a first metallic hard mask layer according to a first embodiment of the present disclosure.
FIG. 1B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 1A.
FIG. 2A is a top-down view of the first exemplary structure after formation of a stack of a lower planarization layer and an upper dielectric layer, a second metallic hard mask layer, a first organic planarization layer (OPL), a first anti-reflective coating (ARC) layer, and a first photoresist layer, and lithographic patterning of the first photoresist layer with a first lithographic pattern according to the first embodiment of the present disclosure.
FIG. 2B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 2A.
FIG. 3A is a top-down view of the first exemplary structure after transfer of the first lithographic pattern through the first ARC layer and the first OPL according to the first embodiment of the present disclosure.
FIG. 3B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 3A.
FIG. 4A is a top-down view of the first exemplary structure after transfer of the first lithographic pattern into the second metallic hard mask layer according to the first embodiment of the present disclosure.
FIG. 4B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 4B.
FIG. 5A is a top-down view of the first exemplary structure after removal of the first OPL according to the first embodiment of the present disclosure.
FIG. 5B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 5A.
FIG. 6A is a top-down view of the first exemplary structure after formation of a second OPL, a second ARC layer, and a second photoresist layer, and lithographic patterning of the second photoresist layer with a second lithographic pattern according to the first embodiment of the present disclosure.
FIG. 6B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 6A.
FIG. 7A is a top-down view of the first exemplary structure after transfer of the second lithographic pattern through the second ARC layer and the second OPL according to the first embodiment of the present disclosure.
FIG. 7B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 7A.
FIG. 8A is a top-down view of the first exemplary structure after transfer of the second lithographic pattern into the second metallic hard mask layer according to the first embodiment of the present disclosure.
FIG. 8B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 8B.
FIG. 9A is a top-down view of the first exemplary structure after removal of the second OPL according to the first embodiment of the present disclosure.
FIG. 9B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 9A.
FIG. 10A is a top-down view of the first exemplary structure after transfer of a first composite pattern in the second metallic hard mask layer through the upper dielectric layer according to the first embodiment of the present disclosure.
FIG. 10B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 10A.
FIG. 11A is a top-down view of the first exemplary structure after removal of the second metallic hard mask layer according to the first embodiment of the present disclosure.
FIG. 11B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 11A.
FIG. 12A is a top-down view of the first exemplary structure after transfer of a second composite pattern that is an intersection of the first composite pattern and the pattern in the first metallic hard mask layer into an interconnect-level dielectric material layer according to the first embodiment of the present disclosure.
FIG. 12B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 12A.
FIG. 13A is a top-down view of the first exemplary structure after removal of the second metallic hard mask layer, the upper dielectric layer, and the lower planarization layer according to the first embodiment of the present disclosure.
FIG. 13B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 13A.
FIG. 14A is a top-down view of the first exemplary structure after transfer of the pattern in the first metallic hard mask layer into an upper portion of the interconnect-level dielectric material layer according to the first embodiment of the present disclosure.
FIG. 14B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 14A.
FIG. 15A is a top-down view of the first exemplary structure after formation of dual-damascene line-via structures within the interconnect-level dielectric material layer according to the first embodiment of the present disclosure.
FIG. 15B is a vertical cross-sectional view along the plane B-B′ of the first exemplary structure of FIG. 15B.
FIG. 16A is a top-down view of a second exemplary structure according to a second embodiment of the present disclosure.
FIG. 16B is a vertical cross-sectional view along the plane B-B′ of the second exemplary structure of FIG. 16A.
 DETAILED DESCRIPTION
As stated above, the present disclosure relates to methods of forming lithographic patterns employing bilayer hard masks, and structures for effecting the same, which are now described in detail with accompanying figures. It is noted that like and corresponding elements are referred to by like reference numerals. The drawings are not in scale.
Referring to FIGS. 1A and 1B, a first exemplary structure according to a first embodiment of the present disclosure includes a stack, from bottom to top, of a substrate 10, an interconnect-level dielectric material layer 20, a dielectric hard mask layer 30, and a first metallic hard mask layer 40. The substrate 10 can be a semiconductor substrate including at least one semiconductor device (not shown) such as a field effect transistor, a junction transistor, a diode, a capacitor, an inductor, a resistor, an optoelectronic device, or any other semiconductor devices known in the art. The substrate 10 may optionally include at least one metal interconnect structures that include metal lines and/or metal vias embedded in at least one underlying interconnect-level dielectric material layer (not shown explicitly).
The interconnect-level dielectric material layer 20 can be an unpatterned dielectric material layer, and can include any dielectric material that can embed metal interconnect structures. For example, the interconnect-level dielectric material layer can include silicon oxide, silicon nitride, silicon oxynitride, porous or non-porous organosilicate glass, a porous or non-porous spin-on dielectric material. The thickness of the interconnect-level dielectric material layer 20 can be from 50 nm to 1,000 nm, although lesser and greater thicknesses can also be employed. The interconnect-level dielectric material layer 20 can be formed by chemical vapor deposition (CVD) or spin-coating.
The dielectric hard mask 30 layer is an optional layer. The dielectric hard mask layer 30 can be omitted if the interconnect-level dielectric material layer 20 has sufficient mechanical strength to withstand a planarization process. For example, if a top portion of the interconnect-level dielectric mask layer 20 includes silicon oxide, silicon nitride, or silicon oxynitride, the dielectric hard mask layer 30 can be omitted. The dielectric hard mask layer 30 can include a material selected from silicon oxide, silicon nitride, silicon oxynitride, a dielectric metal oxide, or a combination thereof. The dielectric hard mask layer 30 can be formed, for example, by chemical vapor deposition, atomic layer deposition, and/or physical vapor deposition. The thickness of the dielectric hard mask layer 30 can be from 5 nm to 50 nm, although lesser and greater thicknesses can also be employed.
The first metallic hard mask layer 40 includes at least one metallic material and optionally includes an organic metallic material. The first metallic hard mask layer 40 includes a material that provides an etch selectivity to the materials of the dielectric hard mask layer 30 and the interconnect-level dielectric material layer 20.
In one embodiment, the first metallic hard mask layer 40 consists of at least one metallic material. For example, the first metallic hard mask layer 40 can include one or more of TiN, TaN, WN, Ti, Ta, and W.
In another embodiment, the first metallic hard mask layer 40 includes at least one metallic material and an organic material such as a polymer. The at least one metallic material can include one or more of Ta, Ti, W, TaN, TiN, and WN. The at least one metallic material can be interspersed within a matrix of the organic material. For example, the first metallic hard mask layer 40 can include a metal-organic antireflective coating (ARC) material such as Ti-including ARC material.
The first metallic hard mask layer 40 can be formed by chemical vapor deposition (CVD), physical vapor deposition (PVD), or spin-coating. The thickness of the first metallic hard mask layer 40 can be from 5 nm to 50 nm, although lesser and greater thicknesses can also be employed.
The first metallic hard mask layer 40 is subsequently patterned with at least one line pattern. As used herein, a line pattern refers to a pattern that includes at least one pair of parallel line edges separated by an opening therebetween. The at least one line pattern can be formed by a single lithographic process including application of a photoresist, lithographic exposure and development of the photoresist with a lithographic pattern, and transfer of the lithographic pattern from the photoresist into the first metallic hard mask layer 40, and removal of the photoresist.
Alternatively, the at least one line pattern can be formed by a plurality of lithographic processes. Each of the plurality of lithographic processes includes application of a photoresist, lithographic exposure and development of the photoresist with a lithographic pattern, and transfer of the lithographic pattern from the photoresist into the first metallic hard mask layer 40, and removal of the photoresist. Each lithographic pattern among the plurality of lithographic processes can be different. In one embodiment, the at least one line pattern in the first metallic hard mask layer 40 can have a sublithographic spacing if a plurality of lithographic processes are employed to form the at least one line pattern. As used herein, a sublithographic feature refers to a feature having a dimension smaller than the dimension of a minimum feature that can be printed through a single exposure lithographic process. As of 2012, the minimum pitch that can be printed by a single exposure lithographic process is about 80 nm.
Referring to FIGS. 2A and 2B, at least one dielectric material layer (50, 60), a second metallic hard mask layer 70, a first organic planarization layer (OPL) 80, a first anti-reflective coating (ARC) layer, and a first photoresist layer 97 are sequentially deposited.
The at least one dielectric material layer (50, 60) can be a stack of a plurality of dielectric material layers, or a single dielectric material layer, or a combination of an organic planarization layer and a dielectric material layer. For example, the at least one dielectric material layer (50, 60) can be a stack of a lower planarization layer 50 and an upper dielectric layer 60.
In one embodiment, the lower planarization layer 50 includes at least one of a self-planarizing organic planarization material or amorphous carbon. The self-planarizing organic planarization material can be a polymer layer with low viscosity so that the material of the lower planarization layer 50 flows to fill recessed regions, i.e., the trenches formed within the first metallic hard mask layer 40, upon application or deposition. The self-planarizing organic planarization material can be any material employed for an organic planarization layer in trilayer lithography methods known in the art. The lower planarization layer 50 can be formed, for example, by spin coating or chemical vapor deposition. The thickness of the lower planarization layer 50 can be from 50 nm to 200 nm, although lesser and greater thicknesses can also be employed. The upper dielectric layer 60 can be silicon oxide layer or a silicon-containing anti-reflective coating (ARC) layer. The silicon oxide layer can be deposited, for example, by spin coating or by chemical vapor deposition. The silicon-containing ARC layer can be deposited by spin coating. The thickness of the upper dielectric layer 60 can be from 10 nm to 100 nm, although lesser and greater thicknesses can also be employed.
The second metallic hard mask layer 70 includes at least one metallic material and optionally includes an organic material. The second metallic hard mask layer 70 includes a material that provides an etch selectivity to the materials of the at least one dielectric material layer (50, 60).
In one embodiment, the second metallic hard mask layer 70 consists of at least one metallic material. For example, the second metallic hard mask layer 70 can include one or more of TiN, TaN, WN, Ti, Ta, and W.
In another embodiment, the second metallic hard mask layer 70 includes at least one metallic material and an organic material such as a polymer. The at least one metallic material can include one or more of Ta, Ti, W, TaN, TiN, and WN. The at least one metallic material can be interspersed within a matrix of the organic material. For example, the second metallic hard mask layer 70 can include a metal-organic antireflective coating (ARC) material such as Ti-including ARC material.
The second metallic hard mask layer 70 can be formed by chemical vapor deposition (CVD), physical vapor deposition (PVD), or spin-coating. The thickness of the second metallic hard mask layer 70 can be from 5 nm to 50 nm, although lesser and greater thicknesses can also be employed.
The first organic planarization layer (OPL) 80 is formed over the second metallic hard mask layer 70, for example, by spin coating. The first OPL 80 includes a self-planarizing organic planarization material, which can be a polymer layer with low viscosity. The self-planarizing organic planarization material can be any material employed for an organic planarization layer in trilayer lithography methods known in the art. The thickness of the first OPL 80 can be from 100 nm to 200 nm, although lesser and greater thicknesses can also be employed.
The first anti-reflective coating (ARC) layer 90 is an optional layer, and can be formed, for example, by spin coating. The first ARC layer 90 can include any anti-reflective material known in the art, and can include silicon and/or an organic material. The thickness of the first ARC layer 90 can be from 10 nm to 100 nm, although lesser and greater thicknesses can also be employed.
The first photoresist layer 97 is applied directly on the first ARC layer 90 or directly on the first OPL 80, for example, by spin coating. The thickness of the first photoresist layer 97 can be from 50 nm to 600 nm, although lesser and greater thicknesses can also be employed. The first photoresist layer 97 can be a layer of a photoresist sensitive to deep-ultraviolet (DUV) radiation, extreme ultraviolet (EUV), or mid-ultraviolet (MUV) radiation as known in the art, or can be an e-beam resist that is sensitive to radiation of energetic electrons.
The first photoresist layer 97 is patterned with a first lithographic pattern by lithographic exposure and development. The first lithographic pattern can be a via pattern including shapes for a plurality of first via holes. The shapes for the plurality of first via holes can include circles and/or ellipses. In one embodiment, the plurality of first via holes can include via holes that have minimum printable sizes for any given shape, e.g., a minimum-printable size circle or a minimum printable size ellipse for any given eccentricity. In one embodiment, the plurality of first via holes can include one or more of an ellipse having a semiminor axis b in a direction parallel to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40 and having a semimajor axis in the direction perpendicular to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40. Selection of the semiminor axis b in the direction parallel to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40 enables subsequent formation of a via hole having a width in the perpendicular to the metal line direction that is less than the minimum printable diameter for a circle in a lithographic pattern. In one embodiment, the vias can be only transferred into the dielectric layer 20 within the metal trenches. This structure is herein referred to as “self-aligned vias,” i.e., vias self-aligned to the metal trenches.
Referring to FIGS. 3A and 3B, the first lithographic pattern in the first photoresist layer 97 is transferred into underlying layers through a set of at least one etch process, which is herein collectively referred to a “first etch.” Specifically, the first lithographic pattern in the first photoresist layer 97 is transferred into the first ARC layer 90 employing the first photoresist layer 97 as an etch mask during a first step of the first etch. The portions of the first ARC layer 90 underlying openings in the first photoresist layer 97 is etched through, and the first lithographic pattern is subsequently transferred through the first OPL 80 during a second step of the first etch. Top surfaces of the second metallic hard mask layer 70 are physically exposed at the bottom of each vias that is formed within the first OPL during the second step of the first etch.
The first step and the second step of the first etch can be performed, for example, by an anisotropic etch such as a reactive ion etch. At least one fluorocarbon gases and/or at least one hydrofluorocarbon gas and/or oxygen and/or nitrogen can be employed to effect the transfer of the first lithographic pattern from the first photoresist layer 97 into the first OPL 80. The first step and the second step of the first etch may employ the same chemistry or different chemistries, and may employ the same or different pressure and/or temperature. In one embodiment, the first ARC layer 90 can functions as an etch mask during the transfer of the first lithographic pattern into the first OPL 80.
Referring to FIGS. 4A and 4B, the first lithographic pattern in the first OPL 80 and the first ARC layer 90 is transferred into the second metallic hard mask layer 70 during a third step of the first etch. The third step of the first etch contains halogen gases and/or noble gases. In one embodiment, the third step of this first etch contains Cl2 and Ar. Top surfaces of the at least one dielectric material layer (50, 60) are physically exposed but not etched through at the bottom of each vias in the first OPL 80 at the end of the third step of the first etch. Specifically, the top dielectric layer in the at least one dielectric layer (50, 60) will be an etch stop layer. In one embodiment, the first ARC layer 90 can be consumed during the third step of the first etch.
Referring to FIGS. 5A and 5B, any remaining portion of the first OPL 80 is removed from above the second metallic hard mask layer 70, for example, by ashing. The removal of the first OPL 80 is selective to the materials of the second metallic hard mask layer 70 and to the top portion of the at least one dielectric material layer (50, 60).
Referring to FIGS. 6A and 6B, a second OPL 180, a second ARC layer 190, and a second photoresist layer 197 are sequentially formed over the patterned second metallic hard mask layer 70. The second OPL 180 is formed over the second metallic hard mask layer 70, for example, by spin coating. The second OPL 180 includes a self-planarizing organic planarization material, which can be a polymer layer with low viscosity. The self-planarizing organic planarization material can be any material employed for an organic planarization layer in trilayer lithography methods known in the art. The material of the second OPL 180 can be the same as, or different from, the material of the first OPL 80. The thickness of the second OPL 180, as measured from above the top surface of the patterned second metallic hard mask layer 70, can be from 50 nm to 200 nm, although lesser and greater thicknesses can also be employed.
The second ARC layer 190 is an optional layer, and can be formed, for example, by spin coating. The second ARC layer 190 can include any anti-reflective material known in the art, and can include silicon and/or an organic material. The thickness of the second ARC layer 190 can be from 10 nm to 100 nm, although lesser and greater thicknesses can also be employed.
The second photoresist layer 197 is applied directly on the second ARC layer 190 or directly on the second OPL 180, for example, by spin coating. The thickness of the second photoresist layer 197 can be from 50 nm to 600 nm, although lesser and greater thicknesses can also be employed. The second photoresist layer 197 can be a layer of a photoresist sensitive to deep-ultraviolet (DUV) radiation, extreme ultraviolet (EUV), or mid-ultraviolet (MUV) radiation as known in the art, or can be an e-beam resist that is sensitive to radiation of energetic electrons.
The second photoresist layer 197 is patterned with a second lithographic pattern by lithographic exposure and development. The second lithographic pattern can be a via pattern including shapes for a plurality of second via holes. The shapes for the plurality of second via holes can include circles and/or ellipses. In one embodiment, the plurality of second via holes can include via holes that have minimum printable sizes for any given shape. In one embodiment, the plurality of second via holes can include one or more of an ellipse having a semiminor axis b in a direction parallel to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40 and having a semimajor axis in the direction perpendicular to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40. Selection of the semiminor axis b in the direction parallel to the lengthwise direction of the lines in the at least one line pattern in the first metallic hard mask layer 40 enables subsequent formation of a via hole having a width in the perpendicular to the metal line direction that is less than the minimum printable diameter for a circle in a lithographic pattern. In particular, the vias will be only transferred into the dielectric layer 20 within the metal trenches. In another words, this is called self aligned vias to the metal trenches.
Referring to FIGS. 7A and 7B, the second lithographic pattern in the second photoresist layer 197 is transferred into underlying layers through a set of at least one etch process, which is herein collectively referred to a “second etch.” Specifically, the second lithographic pattern in the second photoresist layer 197 is transferred into the second ARC layer 190 employing the second photoresist layer 197 as an etch mask during a first step of the second etch. The portions of the second ARC layer 190 underlying openings in the second photoresist layer 197 is etched through, and the second lithographic pattern is subsequently transferred through the second OPL 180 during a second step of the second etch. Top surfaces of the second metallic hard mask layer 70 are physically exposed at the bottom of each trench that is formed within the second OPL 180 during the second step of the second etch.
The first step and the second step of the second etch can be effected, for example, by an anisotropic etch such as a reactive ion etch. At least one fluorocarbon gases and/or at least one hydrofluorocarbon gas and/or oxygen and/or nitrogen can be employed to effect the transfer of the second lithographic pattern from the second photoresist layer 197 into the second OPL 180. The first step and the second step of the second etch may employ the same chemistry or different chemistries, and may employ the same or different pressure and/or temperature. In one embodiment, the second ARC layer 190 can function as an etch mask during the transfer of the second lithographic pattern into the second OPL 180.
The first exemplary structure at the end of the second step of the second etch, as illustrated in FIGS. 7A and 7B, is a lithographic structure that includes a dielectric material layer, i.e., the interconnect-level dielectric material layer 20, located on the substrate 10; the first metallic hard mask layer 40 including the at least one line pattern and located over the interconnect-level dielectric material layer 20; at least another dielectric material layer, i.e., the stack of the lower planarization layer 50 and the upper dielectric layer 60, located on the first metallic hard mask layer 40; and the second metallic hard mask layer 70 located on the at least another dielectric material layer and including at least a set of at least one hole corresponding to the first lithographic pattern; and an organic planarization layer, i.e., the second OPL 180, located on the second metallic hard mask layer 70 and including at least one via corresponding to the second lithographic pattern that is different from the first lithographic pattern. The lithographic structure further includes an anti-reflective coating (ARC) layer, i.e., the second ARC layer 190, that is located over the second OPL 180 and including the second lithographic pattern.
Referring to FIGS. 8A and 8B, the second lithographic pattern in the second OPL 180 and the second ARC layer 190 is transferred into the second metallic hard mask layer 70 during a third step of the second etch. The third step of the second etch contains halogen gases and/or noble gases. In one embodiment, the third step of this second etch contains Cl2 and Ar. Top surfaces of the at least one dielectric material layer (50, 60) are physically exposed, but not etched through at the bottom of each via in the second OPL 180 at the end of the third step of the second etch. Specifically, the top dielectric layer in the at least one dielectric layer (50, 60) acts as an etch stop layer. In one embodiment, the second ARC layer 190 can be consumed during the third step of the second etch.
A first composite pattern including the first lithographic pattern and the second lithographic pattern is formed in the second metallic hard mask layer 70 by a combination of the first etch and the second etch. The first lithographic pattern and the second lithographic pattern are transferred into the second metallic hard mask layer 70 by the same or different etch processes. Specifically, the first lithographic pattern is transferred into the second metallic hard mask layer 70 by the first etch, and the second lithographic pattern is transferred into the second metallic hard mask layer 70 by the second etch. The first composite pattern is the union of the first lithographic pattern and the second lithographic pattern.
The first exemplary structure at the end of the second step of the second etch, as illustrated in FIGS. 8A and 8B, is a lithographic structure that includes a dielectric material layer, i.e., the interconnect-level dielectric material layer 20, located on the substrate 10; the first metallic hard mask layer 40 including the at least one line pattern and located over the interconnect-level dielectric material layer 20; at least another dielectric material layer, i.e., the stack of the lower planarization layer 50 and the upper dielectric layer 60, located on the first metallic hard mask layer 40; and the second metallic hard mask layer 70 located on the at least one dielectric material layer (50, 60) and including a set of at least one hole corresponding to the first lithographic pattern and including a set of at least another hole corresponding to the second lithographic pattern; and an organic planarization layer, i.e., the second OPL 180, located on the second metallic hard mask layer 70 and including at least one via corresponding to the second lithographic pattern that is different from the first lithographic pattern. The set of at least one hole in the second metallic hard mask layer 70 corresponding to the first lithographic pattern is filled with the second OPL 180, and the set of at least another hole in the second metallic hard mask layer 70 corresponding to the second lithographic pattern is not filled with the second OPL 180.
Referring to FIGS. 9A and 9B, any remaining portion of the second OPL 180 is removed from above the second metallic hard mask layer 70, for example, by ashing. The removal of the second OPL 180 is selective to the materials of the second metallic hard mask layer 70 and to the top portion of the at least one dielectric material layer (50, 60).
Referring to FIGS. 10A and 10B, the first composite pattern is transferred through the at least one dielectric material layer (50, 60) employing another etch, which is herein referred to as a “third etch.” The third etch can be an anisotropic etch such as a reactive ion etch. In one embodiment, the third etch employs the patterned second metallic hard mask layer 70 as an etch mask, and employs the lower planarization layer 50 as a stopping layer. By the end of this third etch, the lower planarization layer 50 is not etched through.
Referring to 11A and 11B, the second metallic hardmask 70 is removed by employing an etch. This etch can be dry plasma etch or wet treatment that are selective against the at least one dielectric layer (50, 60). In one embodiment, this etch can employ a plasma etch chemistry that contains halogen gases and/or noble gases. In one embodiment, this dry plasma etch chemistry contains Cl2 and Ar, or Cl2 and He.
In another embodiment, the at least one dielectric layer (50, 60) main contain only one dielectric layer. In this embodiment, the second metallic hardmask layer 70 is different from the first metallic layer 40. In one example, the second metallic hardmask layer 70 is Ti containing ARC layer, and the first metallic layer 40 employs TiN. The third etch employs the patterned second metallic hard mask layer 70 as an etch mask, and employs the first metallic layer 40 as a stopping layer. In this embodiment, the second metallic hardmask 70 is still removed after the third etch. In one example, the second metallic hardmask 70 is removed by a wet chemistry that is selective against the at first metallic hardmask 40, the single layer dielectric layer between the two metallic hardmask layers, and the dielectric hard mask layer 30 and the interconnect-level dielectric material layer 20.
Referring to FIGS. 12A and 12B, the second composite pattern is transferred into the dielectric hard mask layer 30 and the interconnect-level dielectric material layer 20 employing yet another etch, which is herein referred to as a “fourth etch.” The fourth etch can be an anisotropic etch such as a reactive ion etch. The fourth etch employs the combination of the at least one dielectric layer (50, 60) and the first metallic hardmask 40 as the etch mask. Thus, the etch chemistry of the fourth etch etches the dielectric materials of the dielectric hard mask layer 30 and the interconnect-level dielectric material layer 20, and is selective to the first metallic hardmask 40.
Physically exposed portions of the dielectric hard mask layer 30 are etched through, and physically exposed surfaces of the interconnect-level dielectric material layer 20 are vertically recessed to form vias 21 having a first depth d1 from the top surface of the interconnect-level dielectric material layer 20. Thus, the second composite pattern can be transferred to the first depth d1 within the interconnect-level dielectric material layer 20. The first depth d1 can be less than or equal to the thickness t of the interconnect-level dielectric material layer 20.
Referring to FIGS. 13A and 13B, the at least one dielectric layer (50, 60) are removed from above the first metallic hard mask layer 40. In one embodiment, when the at least one dielectric layer (50, 60) contains a lower organic planarization layer 50 and an upper dielectric layer 60, the dielectric layer 60 is removed sacrificially during the dielectric hard mask layer 30 and the interconnect-level dielectric material layer 20 etch. The lower planarization layer 50 can be washed away by employing oxygen containing plasma. In another embodiment, when the at least one dielectric layer (50, 60) contains only a single layer of dielectric layer, this single layer of dielectric layer can be removed by a wet treatment, such as a dilute HF etch.
Referring to FIGS. 14A and 14B, the at least one line pattern in the first metallic hard mask layer 40 is transferred into an upper portion of the interconnect-level dielectric material layer 20 employing another etch, which is herein referred to as a “fifth etch”, where the first metallic hardmask layer 40 acts as an etch masking layer. The fifth etch can be an anisotropic etch such as a reactive ion etch. The transfer of the at least one line pattern in the first metallic hard mask layer 40 into the upper portion of the interconnect-level dielectric material layer 20 forms at least one line trench. The second composite pattern, which is present within the interconnect-level dielectric material layer 20 at the vias 21, is further transferred to another depth that is greater than the second depth d1, and etched through the interconnect-level dielectric material layer 20 during transfer of the at least one line pattern into the interconnect-level dielectric material layer 20. At least one dual-damascene trench 23, in which at least one via cavity is integrally formed with at least one line cavity, is formed within the interconnect-level dielectric material layer 20. Each of the via cavities can extend to the bottom surface of the interconnect-level dielectric material layer 20, and landed on the metal line underneath.
Referring to FIGS. 15A and 15B, at least one integrated line-via structure 28, in which at least one conductive via structure is integrally formed with at least one conductive line structure, is formed within the stack of the interconnect-level dielectric material layer 20 and the optional dielectric hard mask layer 30. For example, a conductive material can be deposited within the at least one dual-damascene trench 23, and subsequently planarized employing a chemical mechanical polishing (CMP) that removes the first metal hardmask layer 40, the dielectric hard mask layer 30 and an upper portion of the interconnect-level dielectric material layer 20.
The methods of the present disclosure prevents lateral expansion of the second lithographic pattern during the transfer of the first lithographic pattern into the second metallic hard mask layer 70 during the second etch because the second OPL 180 covers the holes within the second metallic hard mask layer 70 that correspond to the first lithographic pattern, and this introduces OPL etch thickness difference between the two set of patterns from two litho exposures.
A second exemplary structure according to a second embodiment of the present disclosure can be derived from the first exemplary structure by substituting a single dielectric material layer, which is herein referred to as an inter-metallic-hard-mask dielectric material layer 150, for the at least one dielectric material layer (50, 60) of the first embodiment. FIGS. 16A and 16B illustrate the second exemplary structure at a processing step corresponding to FIGS. 6A and 6B of the first embodiment. In the second embodiment, the same processing steps can be employed as in the first embodiment except for the substitution of the inter-metallic-hard-mask dielectric material layer 150 for the at least one dielectric material layer (50, 60) of the first embodiment.
In one embodiment, the inter-metallic-hard-mask dielectric material layer 150 can include a hydrogenated silicon nitride material having a composition of Si3HxNy, in which x is greater than 0 and is less than 2, and y is greater than 2 and is less than 5.
While the disclosure has been described in terms of specific embodiments, it is evident in view of the foregoing description that numerous alternatives, modifications and variations will be apparent to those skilled in the art. Each of the various embodiments of the present disclosure can be implemented alone, or in combination with any other embodiments of the present disclosure unless expressly disclosed otherwise or otherwise impossible as would be known to one of ordinary skill in the art. Accordingly, the disclosure is intended to encompass all such alternatives, modifications and variations which fall within the scope and spirit of the disclosure and the following claims.

Claims (16)

What is claimed is:
1. A lithographic structure comprising:
a dielectric material layer located on a substrate;
a first metallic hard mask layer including at least one line pattern and located over said dielectric material layer;
at least another dielectric material layer located on said first metallic hard mask layer;
a second metallic hard mask layer located on said at least another dielectric material layer and including at least a set of at least one hole corresponding to a first lithographic pattern and a set of at least another hole corresponding to a second lithographic pattern different from said first lithographic pattern; and
an organic planarization layer located on said second metallic hard mask layer and including at least one trench corresponding to said second lithographic pattern, wherein said organic planarization layer completely fills each hole in said set of at least one hole, and each of said at least one trench exposes entire sidewalls, but not any of top surfaces, of said second metallic hard mask layer.
2. The lithographic structure of claim 1, further comprising an anti-reflective coating (ARC) layer located over said organic planarization layer and including said second lithographic pattern.
3. The lithographic structure of claim 1, wherein said set of at least one hole corresponding to said first lithographic pattern is filled with said organic planarization layer, and said set of at least another hole corresponding to said second lithographic pattern is not filled with said organic planarization layer.
4. The lithographic structure of claim 1, wherein said first metallic hard mask layer consists of at least one metallic material.
5. The lithographic structure of claim 4, wherein said first metallic hard mask layer includes at least one of TiN, TaN, WN, Ti, Ta, and W.
6. The lithographic structure of claim 1, wherein said first metallic hard mask layer includes at least one metallic material and an organic material.
7. The lithographic structure of claim 6, wherein said one metallic material includes at least one of Ta, Ti, W, TaN, TiN, and WN.
8. The lithographic structure of claim 6, wherein said at least one metallic material is interspersed within a matrix of said organic material.
9. The lithographic structure of claim 1, wherein said second metallic hard mask layer includes at least one metallic material.
10. The lithographic structure of claim 9 wherein said at one metallic material includes at least one of TiN, TaN, WN, Ti, Ta, and W.
11. The lithographic structure of claim 9, wherein said second metallic hard mask layer further includes an organic material.
12. The lithographic structure of claim 11, wherein said at least one metallic material is interspersed within a matrix of said organic material.
13. The lithographic structure of claim 1, wherein said set of at least one hole extends through an entire thickness of said second metallic hard mask layer.
14. A lithographic structure comprising:
a dielectric material layer located on a substrate;
a first metallic hard mask layer including at least one line pattern and located over said dielectric material layer;
at least another dielectric material layer located on said first metallic hard mask layer;
a second metallic hard mask layer located on said at least another dielectric material layer and including at least a set of at least one hole corresponding to a first lithographic pattern and a set of at least another hole corresponding to a second lithographic pattern different from said first lithographic pattern;
an organic planarization layer located on said second metallic hard mask layer and including at least one trench corresponding to said second lithographic pattern; and
an anti-reflective coating (ARC) located on said organic planarization layer and including said second lithographic pattern,
wherein said organic planarization layer completely fills each hole in said set of at least one hole and each of said at least one trench exposes entire sidewalls, but not any of top surfaces, of said second metallic hard mask layer.
15. The lithographic structure of claim 14, wherein said set of at least one hole extends through an entire thickness of said second metallic hard mask layer.
16. The lithographic structure of claim 14, wherein each of said first metallic hard mask layer and said second metallic hard mask layer comprises at least one of TiN, TaN, WN, Ti, Ta, and W.
US14/140,060 2012-02-22 2013-12-24 Dual hard mask lithography process Active 2032-05-24 US9373580B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/140,060 US9373580B2 (en) 2012-02-22 2013-12-24 Dual hard mask lithography process

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/402,068 US8916337B2 (en) 2012-02-22 2012-02-22 Dual hard mask lithography process
US14/140,060 US9373580B2 (en) 2012-02-22 2013-12-24 Dual hard mask lithography process

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/402,068 Division US8916337B2 (en) 2012-02-22 2012-02-22 Dual hard mask lithography process

Publications (2)

Publication Number Publication Date
US20140110846A1 US20140110846A1 (en) 2014-04-24
US9373580B2 true US9373580B2 (en) 2016-06-21

Family

ID=48982479

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/402,068 Active 2032-08-28 US8916337B2 (en) 2012-02-22 2012-02-22 Dual hard mask lithography process
US14/140,060 Active 2032-05-24 US9373580B2 (en) 2012-02-22 2013-12-24 Dual hard mask lithography process

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/402,068 Active 2032-08-28 US8916337B2 (en) 2012-02-22 2012-02-22 Dual hard mask lithography process

Country Status (5)

Country Link
US (2) US8916337B2 (en)
CN (1) CN104136994B (en)
DE (1) DE112012005734B4 (en)
GB (1) GB2511456B (en)
WO (1) WO2013126135A1 (en)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8986921B2 (en) * 2013-01-15 2015-03-24 International Business Machines Corporation Lithographic material stack including a metal-compound hard mask
US9287109B2 (en) * 2013-03-13 2016-03-15 Globalfoundries Inc. Methods of forming a protection layer to protect a metal hard mask layer during lithography reworking processes
US9219007B2 (en) 2013-06-10 2015-12-22 International Business Machines Corporation Double self aligned via patterning
US20150118832A1 (en) * 2013-10-24 2015-04-30 Applied Materials, Inc. Methods for patterning a hardmask layer for an ion implantation process
EP3067124B1 (en) 2013-11-06 2019-12-25 Sekisui Chemical Co., Ltd. Method for manufacturing cured film, method for manufacturing electronic component, and electronic component
US9093387B1 (en) * 2014-01-08 2015-07-28 International Business Machines Corporation Metallic mask patterning process for minimizing collateral etch of an underlayer
US9825116B1 (en) 2015-03-11 2017-11-21 Hrl Laboratories, Llc Formation of high-resolution patterns inside deep cavities and applications to RF SI-embedded inductors
US9418868B1 (en) 2015-03-13 2016-08-16 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating semiconductor device with reduced trench distortions
WO2017049267A1 (en) * 2015-09-19 2017-03-23 Applied Materials, Inc. Titanium-compound based hard mask films
US9570397B1 (en) 2015-12-10 2017-02-14 International Business Machines Corporation Local interconnect structure including non-eroded contact via trenches
US9412648B1 (en) 2016-01-11 2016-08-09 Taiwan Semiconductor Manufacturing Company, Ltd. Via patterning using multiple photo multiple etch
CN108780777B (en) * 2016-02-02 2023-02-17 东京毅力科创株式会社 Self-aligning metal and vias using selective deposition
WO2017156388A1 (en) * 2016-03-11 2017-09-14 Inpria Corporation Pre-patterned lithography templates, processes based on radiation patterning using the templates and processes to form the templates
US9673199B1 (en) 2016-06-21 2017-06-06 International Business Machines Corporation Gate cutting for a vertical transistor device
US10504774B2 (en) * 2016-07-20 2019-12-10 Globalfoundries Inc. Lithographic patterning to form fine pitch features
US9671694B1 (en) * 2016-09-30 2017-06-06 International Business Machines Corporation Wet strippable gap fill materials
US10032632B2 (en) 2016-10-04 2018-07-24 International Business Machines Corporation Selective gas etching for self-aligned pattern transfer
US9953865B1 (en) 2016-10-26 2018-04-24 International Business Machines Corporation Structure and method to improve FAV RIE process margin and electromigration
US10082736B2 (en) * 2017-01-13 2018-09-25 International Business Machines Corporation Approach to lowering extreme ultraviolet exposure dose for inorganic hardmasks for extreme ultraviolet patterning
CN109755126B (en) * 2017-11-07 2021-02-12 中芯国际集成电路制造(上海)有限公司 Method for manufacturing semiconductor device
US10964779B2 (en) * 2018-11-13 2021-03-30 International Business Machines Corporation Vertical plate capacitors exhibiting high capacitance manufactured with directed self-assembly
US11127825B2 (en) 2019-03-22 2021-09-21 International Business Machines Corporation Middle-of-line contacts with varying contact area providing reduced contact resistance
CN112133625B (en) * 2019-06-24 2024-05-21 长鑫存储技术有限公司 Mask structure and forming method thereof, memory and forming method thereof
CN112382607B (en) * 2020-10-28 2023-08-11 上海华力集成电路制造有限公司 Method for manufacturing metal groove in copper process
CN113097145B (en) * 2021-03-30 2022-04-22 长鑫存储技术有限公司 Method for manufacturing semiconductor structure

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5741625A (en) 1993-11-10 1998-04-21 Hyundai Electronics Industries Co., Ltd. Process for forming fine patterns in a semiconductor device utilizing multiple photosensitive film patterns and organic metal-coupled material
US6015650A (en) 1995-12-29 2000-01-18 Hyundai Electronics Industries Co., Ltd. Method for forming micro patterns of semiconductor devices
US20020006730A1 (en) 2000-06-22 2002-01-17 Mitsubishi Denki Kabushiki Kaisha Fine pattern formation method and semiconductor device or liquid crystal device manufacturing method employing this method
US20040101988A1 (en) * 2000-06-06 2004-05-27 Roman Paul J. Deposition of permanent polymer structures for OLED fabrication
US20050202350A1 (en) 2004-03-13 2005-09-15 Colburn Matthew E. Method for fabricating dual damascene structures using photo-imprint lithography, methods for fabricating imprint lithography molds for dual damascene structures, materials for imprintable dielectrics and equipment for photo-imprint lithography used in dual damascene patterning
US20070066047A1 (en) 2005-09-18 2007-03-22 Jianhui Ye Method of forming opening and contact
US20080020570A1 (en) 2006-07-18 2008-01-24 Applied Materials, Inc. Dual damascene fabrication with low k materials
US20090181330A1 (en) * 2008-01-14 2009-07-16 International Business Machines Corporation Methods for forming a composite pattern including printed resolution assist features
US7585614B2 (en) 2004-09-20 2009-09-08 International Business Machines Corporation Sub-lithographic imaging techniques and processes
US7642184B2 (en) 2007-03-16 2010-01-05 Taiwan Semiconductor Manufacturing Company, Ltd. Method for dual damascene process
US20100144155A1 (en) * 2008-12-05 2010-06-10 Tokyo Electron Limited Method of manufacturing semiconductor device
US20100279234A1 (en) 2009-04-01 2010-11-04 Taiwan Semiconductor Manufacturing Company, Ltd. Double patterning method using metallic compound mask layer
US7862982B2 (en) 2008-06-12 2011-01-04 International Business Machines Corporation Chemical trim of photoresist lines by means of a tuned overcoat material
US20110049680A1 (en) 2009-09-01 2011-03-03 International Business Machines Corporation Dual exposure track only pitch split process
US8008206B2 (en) 2009-09-24 2011-08-30 Taiwan Semiconductor Manufacturing Company, Ltd. Double patterning strategy for contact hole and trench in photolithography
US20120129337A1 (en) * 2010-11-22 2012-05-24 Shin-Chi Chen Dual damascene process

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW513745B (en) * 2000-06-06 2002-12-11 Ekc Technology Inc Method of fabricating a hard mask
US7435676B2 (en) * 2006-01-10 2008-10-14 International Business Machines Corporation Dual damascene process flow enabling minimal ULK film modification and enhanced stack integrity
US8062971B2 (en) * 2008-03-19 2011-11-22 Infineon Technologies Ag Dual damascene process

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5741625A (en) 1993-11-10 1998-04-21 Hyundai Electronics Industries Co., Ltd. Process for forming fine patterns in a semiconductor device utilizing multiple photosensitive film patterns and organic metal-coupled material
US6015650A (en) 1995-12-29 2000-01-18 Hyundai Electronics Industries Co., Ltd. Method for forming micro patterns of semiconductor devices
US20040101988A1 (en) * 2000-06-06 2004-05-27 Roman Paul J. Deposition of permanent polymer structures for OLED fabrication
US20020006730A1 (en) 2000-06-22 2002-01-17 Mitsubishi Denki Kabushiki Kaisha Fine pattern formation method and semiconductor device or liquid crystal device manufacturing method employing this method
US20050202350A1 (en) 2004-03-13 2005-09-15 Colburn Matthew E. Method for fabricating dual damascene structures using photo-imprint lithography, methods for fabricating imprint lithography molds for dual damascene structures, materials for imprintable dielectrics and equipment for photo-imprint lithography used in dual damascene patterning
US7585614B2 (en) 2004-09-20 2009-09-08 International Business Machines Corporation Sub-lithographic imaging techniques and processes
US20070066047A1 (en) 2005-09-18 2007-03-22 Jianhui Ye Method of forming opening and contact
US20080020570A1 (en) 2006-07-18 2008-01-24 Applied Materials, Inc. Dual damascene fabrication with low k materials
US7642184B2 (en) 2007-03-16 2010-01-05 Taiwan Semiconductor Manufacturing Company, Ltd. Method for dual damascene process
US20090181330A1 (en) * 2008-01-14 2009-07-16 International Business Machines Corporation Methods for forming a composite pattern including printed resolution assist features
US7862982B2 (en) 2008-06-12 2011-01-04 International Business Machines Corporation Chemical trim of photoresist lines by means of a tuned overcoat material
US20100144155A1 (en) * 2008-12-05 2010-06-10 Tokyo Electron Limited Method of manufacturing semiconductor device
US20100279234A1 (en) 2009-04-01 2010-11-04 Taiwan Semiconductor Manufacturing Company, Ltd. Double patterning method using metallic compound mask layer
US20110049680A1 (en) 2009-09-01 2011-03-03 International Business Machines Corporation Dual exposure track only pitch split process
US8008206B2 (en) 2009-09-24 2011-08-30 Taiwan Semiconductor Manufacturing Company, Ltd. Double patterning strategy for contact hole and trench in photolithography
US20120129337A1 (en) * 2010-11-22 2012-05-24 Shin-Chi Chen Dual damascene process

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
International Search Report and Written Opinion dated Apr. 26, 2013, issued in corresponding International Application No. PCT/US2012/070784.
U.S. Office Action dated Mar. 27, 2014 received in parent U.S. Application, namely U.S. Appl. No. 13/402,068.

Also Published As

Publication number Publication date
US8916337B2 (en) 2014-12-23
GB201410024D0 (en) 2014-07-16
GB2511456B (en) 2015-01-28
US20130216776A1 (en) 2013-08-22
CN104136994B (en) 2017-11-21
WO2013126135A1 (en) 2013-08-29
GB2511456A (en) 2014-09-03
DE112012005734T5 (en) 2014-11-13
DE112012005734B4 (en) 2019-08-29
US20140110846A1 (en) 2014-04-24
CN104136994A (en) 2014-11-05

Similar Documents

Publication Publication Date Title
US9373580B2 (en) Dual hard mask lithography process
US10957583B2 (en) Self-aligned quadruple patterning (SAQP) for routing layouts including multi-track jogs
KR102436100B1 (en) Method of Forming Etching Masks for Sub-Resolution Substrate Patterning
US9831117B2 (en) Self-aligned double spacer patterning process
US9257334B2 (en) Double self-aligned via patterning
US9607850B2 (en) Self-aligned double spacer patterning process
US9059250B2 (en) Lateral-dimension-reducing metallic hard mask etch
US8637406B1 (en) Image transfer process employing a hard mask layer
TWI661466B (en) Method for patterning a substrate using a layer with multiple materials
KR100858877B1 (en) Method for fabricating semiconductor device
US20120282779A1 (en) Sidewall image transfer process employing a cap material layer for a metal nitride layer
US20180315601A1 (en) Patterning Method for Semiconductor Device and Structures Resulting Therefrom
US9941191B2 (en) Non-bridging contact via structures in proximity
CN105551970B (en) Method for forming contact via
US8828878B2 (en) Manufacturing method for dual damascene structure
US8476160B2 (en) Sublithographic patterning employing image transfer of a controllably damaged dielectric sidewall
US8709946B2 (en) Method for forming contact hole
US9147601B2 (en) Method of forming via hole
KR100912958B1 (en) Method for fabricating fine pattern in semiconductor device
US8268730B2 (en) Methods of masking semiconductor device structures

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ARNOLD, JOHN C.;BURNS, SEAN D.;HOLMES, STEVEN J.;AND OTHERS;SIGNING DATES FROM 20131127 TO 20131220;REEL/FRAME:031845/0243

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE

Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001

Effective date: 20181127

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001

Effective date: 20201022

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001

Effective date: 20201117

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8