US9270574B2 - Method and apparatus providing delayed path calculations based on service type - Google Patents
Method and apparatus providing delayed path calculations based on service type Download PDFInfo
- Publication number
- US9270574B2 US9270574B2 US13/737,415 US201313737415A US9270574B2 US 9270574 B2 US9270574 B2 US 9270574B2 US 201313737415 A US201313737415 A US 201313737415A US 9270574 B2 US9270574 B2 US 9270574B2
- Authority
- US
- United States
- Prior art keywords
- network device
- network
- tlv
- link state
- state information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
- H04L45/025—Updating only a limited number of routers, e.g. fish-eye update
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
- H04L45/023—Delayed use of routing table updates
Definitions
- ISIS Intermediate System to Intermediate System
- OSI Open Systems Interconnection
- IETF IETF republished the protocol as an Internet Standard in RFC 1142.
- IS-IS has been called the de facto standard for large service provider network backbones.
- Shortest Path Bridging uses ISIS as the control protocol to transfer routing information between devices in an SPB Network acting as a transport network between access networks which may be running different protocols.
- ISIS Link State Database LSDB
- the ISIS Link State Database is used to advertise routing information.
- the LSDB also includes reachability information for services outside the SPB network. Examples are—IPv4 Unicast routes, IPv4 Multicast Routes, IPv6 Unicast routes, IPv6 multicast routes, L2 and L3 virtual Service networks (VSNs), Unicast Backbone Media Access Control (BMAC) addresses etc.
- link state information information that needs to be learned
- link state information information that needs to be learned
- LSP Link State Packet
- Embodiments of the invention significantly overcome such deficiencies and provide mechanisms and techniques that provide delayed path calculations based on service type. This provides a granular capability for an advertising node using ISIS to control route calculation by other nodes through the advertising node.
- the method includes sending, by a first network device to at least one of a plurality of other network devices in a network, link state information directing receivers of the link state information, when computing routes transiting though the first network device, to refrain from using the first network device on at least one of the group consisting of per Network Layer Protocol Identifier (NLPID), per address family, and per service within an address family.
- NLPID Network Layer Protocol Identifier
- Other embodiments include a computer readable medium having computer readable code thereon for providing delayed path calculations based on service type.
- the computer readable medium includes instructions for sending, by a first network device to at least one of a plurality of other network devices in a network, link state information directing receivers of the link state information, when computing routes transiting though the first network device, to refrain from using the first network device on at least one of the group consisting of per Network Layer Protocol Identifier (NLPID), per address family, and per service within an address family.
- NLPID Network Layer Protocol Identifier
- Still other embodiments include a computerized device, configured to process all the method operations disclosed herein as embodiments of the invention.
- the computerized device includes a memory system, a processor, communications interface in an interconnection mechanism connecting these components.
- the memory system is encoded with a process that provides delayed path calculations based on service type as explained herein that when performed (e.g. when executing) on the processor, operates as explained herein within the computerized device to perform all of the method embodiments and operations explained herein as embodiments of the invention.
- any computerized device that performs or is programmed to perform up processing explained herein is an embodiment of the invention.
- a computer program product is one embodiment that has a computer-readable medium including computer program logic encoded thereon that when performed in a computerized device provides associated operations providing delayed path calculations based on service type as explained herein.
- the computer program logic when executed on at least one processor with a computing system, causes the processor to perform the operations (e.g., the methods) indicated herein as embodiments of the invention.
- Such arrangements of the invention are typically provided as software, code and/or other data structures arranged or encoded on a computer readable medium such as an optical medium (e.g., CD-ROM), floppy or hard disk or other a medium such as firmware or microcode in one or more ROM or RAM or PROM chips or as an Application Specific Integrated Circuit (ASIC) or as downloadable software images in one or more modules, shared libraries, etc.
- the software or firmware or other such configurations can be installed onto a computerized device to cause one or more processors in the computerized device to perform the techniques explained herein as embodiments of the invention.
- Software processes that operate in a collection of computerized devices, such as in a group of data communications devices or other entities can also provide the system of the invention.
- the system of the invention can be distributed between many software processes on several data communications devices, or all processes could run on a small set of dedicated computers, or on one computer alone.
- the embodiments of the invention can be embodied strictly as a software program, as software and hardware, or as hardware and/or circuitry alone, such as within a data communications device.
- the features of the invention, as explained herein, may be employed in data communications devices and/or software systems for such devices such as those manufactured by Avaya, Inc. of Basking Ridge, N.J.
- FIG. 1 depicts a high level block diagram of a network including devices that perform delayed path calculations based on service type in accordance with embodiments of the invention
- FIG. 2 comprises a flow diagram of a particular embodiment of a method for performing delayed path calculations based on service type in accordance with embodiments of the invention.
- FIG. 3 illustrates an example computer system architecture for a computer system (a network device) that performs delayed path calculations based on service type in accordance with embodiments of the invention.
- the sender of link state information can tag information to be stored in a receiver node's database, but not used by the receiver node to compute routes transiting through the sender node. Other nodes can calculate routes to the identified node, but not routes that transit the identified node. This allows the identified node to control on a granular basis routes calculated through it by other nodes.
- the tag is implemented by way of a Type Length Value (TLV) included in Link State Packet (LSP) 0 that is flooded to all nodes in the network.
- TLV contains sub-TLVs to provide control of route calculation by NLPID, address family or service type within an address family.
- This TLV value indicates to other nodes to not calculate routes through the identified node. Computations of routes through the identified node are delayed as long as the TLV value indicates that routes should not be calculated through the identified node.
- the identified node Once the identified node is ready to have routes calculated that go through itself, it can withdraw the TLV to rescind the tag, and the identified node can now be used in route calculations. The other nodes see that the TLV has been withdrawn and can update their routing tables almost simultaneously regarding the availability of the identified node for route calculations. This provides, for example, the ability to synchronize L2 information while still providing L3 routing, or provide the ability to reduce the amount of calculations performed by a node for every piece of information the node receives.
- This method also provides the ability to converge with other protocols. For example, if you are bringing Border gateway Protocol (BGP) routes into ISIS, it may be desirable to wait for all the BGP information to be received instead of working with bits and pieces of the BGP information.
- Border gateway Protocol BGP
- FIG. 1 illustrates an environment 10 wherein a first access network 14 and a second access network 28 are interconnected by way of a transport network 16 .
- Transport network 16 in this example is a Shortest Path Bridging (SPB) network.
- the transport network 16 includes a group of network devices, 18 , 20 , 22 , 24 , 30 , 32 , 34 , 36 and 38 .
- SPB Shortest Path Bridging
- Network devices 18 , 20 , 22 , 24 , 32 and 34 are herein referred to as Backbone Edge Bridges (BEBs or edge devices) while network devices 30 , 36 and 38 are herein referred to as Backbone Core Bridges (BCBs or core devices).
- BEBs or edge devices Backbone Edge Bridges
- BCBs or core devices Backbone Core Bridges
- SPB combines an Ethernet data path (either IEEE 802.1Q in the case of SPB, or Provider Backbone Bridges (PBBs) IEEE 802.1ah in the case of SPBM) with an IS-IS link state control protocol running between Shortest Path bridges (NNI links).
- the link state protocol is used to discover and advertise the network topology and compute shortest path trees from all bridges in the SPB Region.
- Topology data is the input to a calculation engine which computes symmetric shortest path trees based on minimum cost from each participating node to all other participating nodes. The shortest path trees are then used to populate forwarding tables for each participating node.
- Ethernet filtering Database (or forwarding) tables are populated locally to independently and deterministically implement its portion of the network forwarding behavior.
- the Overload bit is special bit in the IS-IS LSP used to inform the network that the advertising router is not yet ready to forward transit traffic.
- the overload bit was first intended for signaling overload or resource shortage on specific router for the rest of the network.
- a command is used on a first network device to signal other network devices not to use the first network device as a transit hop in their SPF calculations. Typically this is done for a temporary situation like an overloaded router due to memory or processing shortage and released when the router recovers from the problematic situation.
- the Overload bit is a simple and handy technique that can be used whenever it is desirable to isolate a specific router in the network before a maintenance operation, attack or to avoid problematic path.
- the overload bit is typically used to verify operation of new installed routers before allowing them to forward transit traffic, to prevent control plane routers (e.g. Route Reflectors) from being used accidentally in the forwarding path, on routers' start-up to avoid traffic black-holes until routing protocols are fully converged, and to isolate a specific router before decommissioning or a maintenance operation.
- control plane routers e.g. Route Reflectors
- router 18 would signal other devices in the transport network 16 not to use the router 18 as a transit hop in their route calculations.
- This overload bit signifies an all or nothing situation, wherein the network device 18 is not to be used for any route calculations that transit the network device on route calculations by the other network devices. Clearing the bit would result in network device 18 signaling other devices in the transport network 16 that they can now use the router 18 as a transit hop in their route calculations.
- a degree of granularity is provided wherein route calculation for a network device is delayed on a per NPLID, per address family or per service within an address family.
- network device 18 sets a value in LSP 0 that indicates to the other network devices in the network not to use network device 18 for Layer 2 (L2) routing but that network device 18 can be used for Layer 3 (L3) routing.
- L2 Layer 2
- L3 Layer 3
- FIG. 2 A flow chart of the presently disclosed method is depicted in FIG. 2 .
- the rectangular elements are herein denoted “processing blocks” and represent computer software instructions or groups of instructions.
- the processing blocks represent steps performed by functionally equivalent circuits such as a digital signal processor circuit or an application specific integrated circuit (ASIC).
- ASIC application specific integrated circuit
- the flow diagrams do not depict the syntax of any particular programming language. Rather, the flow diagrams illustrate the functional information one of ordinary skill in the art requires to fabricate circuits or to generate computer software to perform the processing required in accordance with the present invention. It should be noted that many routine program elements, such as initialization of loops and variables and the use of temporary variables are not shown.
- Method 50 begins with processing block 52 which discloses sending, by a first network device to at least one of a plurality of other network devices in a network, link state information directing receivers of the link state information, when computing routes transiting though the first network device, to refrain from using the first network device on at least one of the group consisting of per Network Layer Protocol Identifier (NLPID), per address family, and per service within an address family.
- NLPID Network Layer Protocol Identifier
- the link state information comprises a Type Length Value (TLV) that is flooded to all devices in the network.
- the TLV contains at least one sub-TLV to provide control of the route calculations.
- Processing block 58 states that the calculation of routes through the first network device are delayed as long as the TLV value indicates that routes should not be calculated through the first network device.
- processing block 60 recites withdrawing link state information to at least one of the other network devices to use the first network device in route calculations.
- the new link state information comprises withdrawing a Type Length Value (TLV) that is flooded to all devices in the network.
- Processing block 64 discloses the at least one of the other network device updating a routing table to indicate the first network device is available for routing calculations.
- TLV Type Length Value
- FIG. 3 is a block diagram illustrating example architecture of a computer system 110 that executes, runs, interprets, operates or otherwise performs a delayed path calculation application 140 - 1 and delayed path calculation process 140 - 2 suitable for use in explaining example configurations disclosed herein.
- the computer system 110 may be any type of computerized device such as a personal computer, workstation, portable computing device, console, laptop, network terminal or the like.
- An input device 116 e.g., one or more customer/developer controlled devices such as a keyboard, mouse, etc.
- processor 113 couples to processor 113 through I/O interface 114 , and enables a customer 108 to provide input commands, and generally control the graphical customer interface 160 that the delayed path calculation application 140 - 1 and process 140 - 2 provides on the display 130 .
- the graphical user interface 160 is where the customer 108 - 1 performs their ‘online banking’, specifying which bills are to be paid electronically, when those bills are to be paid, and the amount to be paid.
- the computer system 110 includes an interconnection mechanism 111 such as a data bus or other circuitry that couples a memory system 112 , a processor 113 , an input/output interface 114 , and a communications interface 115 .
- the communications interface 115 enables the computer system 110 to communicate with other devices (i.e., other computers) on a network (not shown).
- the memory system 112 is any type of computer readable medium, and in this example, is encoded with a delayed path calculation application 140 - 1 as explained herein.
- the delayed path calculation application 140 - 1 may be embodied as software code such as data and/or logic instructions (e.g., code stored in the memory or on another computer readable medium such as a removable disk) that supports processing functionality according to different embodiments described herein.
- the processor 113 accesses the memory system 112 via the interconnect 111 in order to launch, run, execute, interpret or otherwise perform the logic instructions of a delayed path calculation application 140 - 1 . Execution of a delayed path calculation application 140 - 1 in this manner produces processing functionality in the delayed path calculation process 140 - 2 .
- the delayed path calculation process 140 - 2 represents one or more portions or runtime instances of a delayed path calculation application 140 - 1 (or the entire a delayed path calculation application 140 - 1 ) performing or executing within or upon the processor 113 in the computerized device 110 at runtime.
- example configurations disclosed herein include the delayed path calculation application 140 - 1 itself (i.e., in the form of un-executed or non-performing logic instructions and/or data).
- the delayed path calculation application 140 - 1 may be stored on a computer readable medium (such as a floppy disk), hard disk, electronic, magnetic, optical, or other computer readable medium.
- a delayed path calculation application 140 - 1 may also be stored in a memory system 112 such as in firmware, read only memory (ROM), or, as in this example, as executable code in, for example, Random Access Memory (RAM).
- ROM read only memory
- RAM Random Access Memory
- embodiments herein include the execution of a delayed path calculation application 140 - 1 in the processor 113 as the delayed path calculation process 140 - 2 .
- the computer system 110 may include other processes and/or software and hardware components, such as an operating system not shown in this example.
- a display 130 need not be coupled directly to computer system 110 .
- the delayed path calculation application 140 - 1 can be executed on a remotely accessible computerized device via the network interface 115 .
- the graphical customer interface 160 may be displayed locally to a customer 108 of the remote computer, and execution of the processing herein may be client-server based.
- processor 113 of computer system 100 accesses memory system 112 via the interconnect 111 in order to launch, run, execute, interpret or otherwise perform the logic instructions of the delayed path calculation application 140 - 1 .
- Execution of delayed path calculation application 140 - 1 produces processing functionality in delayed path calculation process 140 - 2 .
- the delayed path calculation process 140 - 2 represents one or more portions of the delayed path calculation application 140 - 1 (or the entire application) performing within or upon the processor 113 in the computer system 100 .
- embodiments herein include the delayed path calculation application 140 - 1 itself (i.e., the un-executed or non-performing logic instructions and/or data).
- the delayed path calculation application 140 - 1 can be stored on a computer readable medium such as a floppy disk, hard disk, or optical medium.
- the delayed path calculation application 140 - 1 can also be stored in a memory type system such as in firmware, read only memory (ROM), or, as in this example, as executable code within the memory system 112 (e.g., within Random Access Memory or RAM).
- embodiments herein include the execution of delayed path calculation application 140 - 1 in processor 113 as the delayed path calculation process 140 - 2 .
- the computer system 100 can include other processes and/or software and hardware components, such as an operating system that controls allocation and use of hardware resources associated with the computer system 100 .
- the device(s) or computer systems that integrate with the processor(s) may include, for example, a personal computer(s), workstation(s) (e.g., Sun, HP), personal digital assistant(s) (PDA(s)), handheld device(s) such as cellular telephone(s), laptop(s), handheld computer(s), or another device(s) capable of being integrated with a processor(s) that may operate as provided herein. Accordingly, the devices provided herein are not exhaustive and are provided for illustration and not limitation.
- references to “a microprocessor” and “a processor”, or “the microprocessor” and “the processor,” may be understood to include one or more microprocessors that may communicate in a stand-alone and/or a distributed environment(s), and may thus be configured to communicate via wired or wireless communications with other processors, where such one or more processor may be configured to operate on one or more processor-controlled devices that may be similar or different devices.
- Use of such “microprocessor” or “processor” terminology may thus also be understood to include a central processing unit, an arithmetic logic unit, an application-specific integrated circuit (IC), and/or a task engine, with such examples provided for illustration and not limitation.
- references to memory may include one or more processor-readable and accessible memory elements and/or components that may be internal to the processor-controlled device, external to the processor-controlled device, and/or may be accessed via a wired or wireless network using a variety of communications protocols, and unless otherwise specified, may be arranged to include a combination of external and internal memory devices, where such memory may be contiguous and/or partitioned based on the application.
- references to a database may be understood to include one or more memory associations, where such references may include commercially available database products (e.g., SQL, Informix, Oracle) and also proprietary databases, and may also include other structures for associating memory such as links, queues, graphs, trees, with such structures provided for illustration and not limitation.
- references to a network may include one or more intranets and/or the internet, as well as a virtual network.
- References herein to microprocessor instructions or microprocessor-executable instructions, in accordance with the above, may be understood to include programmable hardware.
- a computer usable medium can include a readable memory device, such as a hard drive device, a CD-ROM, a DVD-ROM, or a computer diskette, having computer readable program code segments stored thereon.
- the computer readable medium can also include a communications link, either optical, wired, or wireless, having program code segments carried thereon as digital or analog signals.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/737,415 US9270574B2 (en) | 2013-01-09 | 2013-01-09 | Method and apparatus providing delayed path calculations based on service type |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/737,415 US9270574B2 (en) | 2013-01-09 | 2013-01-09 | Method and apparatus providing delayed path calculations based on service type |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140195671A1 US20140195671A1 (en) | 2014-07-10 |
US9270574B2 true US9270574B2 (en) | 2016-02-23 |
Family
ID=51061878
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/737,415 Active 2034-04-10 US9270574B2 (en) | 2013-01-09 | 2013-01-09 | Method and apparatus providing delayed path calculations based on service type |
Country Status (1)
Country | Link |
---|---|
US (1) | US9270574B2 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10142167B2 (en) * | 2015-05-13 | 2018-11-27 | Cisco Technology, Inc. | Peer-assisted image update with self-healing capabilities |
CN106302154B (en) * | 2015-05-21 | 2020-01-07 | 中兴通讯股份有限公司 | Method and device for calculating cross-level path of IS-IS protocol |
EP4272378A1 (en) * | 2020-12-30 | 2023-11-08 | Rosas Bustos, Jose R. | Systems and methods of creating and operating a cloudless infrastructure of computing devices |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070214275A1 (en) * | 2006-03-08 | 2007-09-13 | Sina Mirtorabi | Technique for preventing routing loops by disseminating BGP attribute information in an OSPF-configured network |
US7457248B1 (en) * | 2004-02-10 | 2008-11-25 | Cisco Technology, Inc. | Graceful shutdown of network resources in data networks |
-
2013
- 2013-01-09 US US13/737,415 patent/US9270574B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7457248B1 (en) * | 2004-02-10 | 2008-11-25 | Cisco Technology, Inc. | Graceful shutdown of network resources in data networks |
US20070214275A1 (en) * | 2006-03-08 | 2007-09-13 | Sina Mirtorabi | Technique for preventing routing loops by disseminating BGP attribute information in an OSPF-configured network |
Also Published As
Publication number | Publication date |
---|---|
US20140195671A1 (en) | 2014-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8804722B2 (en) | Method and apparatus for routing multicast data across multiple multicast routing domains connected by a shortest path bridging (SPB) network | |
EP2614618B1 (en) | Automated traffic engineering for multi-protocol label switching (mpls) with link utilization as feedback into the tie-breaking mechanism | |
US9614726B2 (en) | Method and system for deploying maximally redundant trees in a data network | |
CN108702326B (en) | Method, device and non-transitory machine-readable medium for detecting SDN control plane loops | |
US9749214B2 (en) | Software defined networking (SDN) specific topology information discovery | |
US9306808B2 (en) | System and method for topology transparent zoning in network communications | |
US9503357B2 (en) | Method and apparatus for limiting topology and reachability information in an OSPF area | |
US9019814B1 (en) | Fast failover in multi-homed ethernet virtual private networks | |
US9413637B2 (en) | Architecture for virtualization and distribution of routing information used in a transport network | |
US8934490B2 (en) | Accelerated MAC address resolution for IPv6 traffic with IS-IS protocol | |
US9054951B2 (en) | Detecting and avoiding routing loops with BGP route server extensions | |
WO2012032424A1 (en) | Automated traffic engineering for 802.1aq based upon the use of link utilization as feedback into the tie-breaking mechanism | |
US9806989B2 (en) | Layer 3 (L3) best route selection rule for shortest path bridging multicast (SPBM) networks | |
US9270574B2 (en) | Method and apparatus providing delayed path calculations based on service type | |
CN113785542A (en) | System and method for Interior Gateway Protocol (IGP) fast convergence | |
US9762403B2 (en) | Shortest path bridging (SPB)—protocol-independent multicast (PIM) interactions on a backbone edge bridge (BEB) acting as a multicast boundary router interfacing with a PIM network | |
US20140086252A1 (en) | Use Of Backbone Virtual Local Area Network (BVLAN) As Virtual Routing and Forwarding (VRF) Identifier And Shared Backbone Media Access Control (BMAC) Tables To Implement A Shortest Path Bridging (SPB) Layer 3 (L3) Virtual Services Network (VSN) | |
CN104811377A (en) | A method for generating a media access control table and network devices | |
US9584333B2 (en) | Optimization of rules used for prevention of duplication and looping of multicast traffic within a multi-homed cluster of backbone edge bridges in a shortest path bridging multicast network | |
US20140355602A1 (en) | Dynamic Multicast State Aggregation In Transport Networks | |
US9755845B2 (en) | Protocol independent multicast (PIM) snooping for a shortest path bridging multicast (SPBM) network | |
WO2015032261A1 (en) | Route updating method and routing device | |
CN104320346A (en) | Status information publishing method and device | |
US20220123994A1 (en) | System and Method for Abstracting an IGP Zone | |
WO2017117958A1 (en) | Local aggregated link processing method and apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AVAYA INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JOYAL, DANIEL R.;REEL/FRAME:029596/0716 Effective date: 20130103 |
|
AS | Assignment |
Owner name: BANK OF NEW YORK MELLON TRUST COMPANY, N.A., THE, PENNSYLVANIA Free format text: SECURITY AGREEMENT;ASSIGNOR:AVAYA, INC.;REEL/FRAME:030083/0639 Effective date: 20130307 Owner name: BANK OF NEW YORK MELLON TRUST COMPANY, N.A., THE, Free format text: SECURITY AGREEMENT;ASSIGNOR:AVAYA, INC.;REEL/FRAME:030083/0639 Effective date: 20130307 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS ADMINISTRATIVE AGENT, NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:AVAYA INC.;AVAYA INTEGRATED CABINET SOLUTIONS INC.;OCTEL COMMUNICATIONS CORPORATION;AND OTHERS;REEL/FRAME:041576/0001 Effective date: 20170124 |
|
AS | Assignment |
Owner name: SILICON VALLEY BANK, CALIFORNIA Free format text: SECOND AMENDED AND RESTATED PATENT AND TRADEMARK SECURITY AGREEMENT;ASSIGNOR:EXTREME NETWORKS, INC.;REEL/FRAME:043200/0614 Effective date: 20170714 |
|
AS | Assignment |
Owner name: EXTREME NETWORKS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAYA INC.;AVAYA COMMUNICATION ISRAEL LTD;AVAYA HOLDINGS LIMITED;REEL/FRAME:043569/0047 Effective date: 20170714 |
|
AS | Assignment |
Owner name: SILICON VALLEY BANK, CALIFORNIA Free format text: THIRD AMENDED AND RESTATED PATENT AND TRADEMARK SECURITY AGREEMENT;ASSIGNOR:EXTREME NETWORKS, INC.;REEL/FRAME:044639/0300 Effective date: 20171027 |
|
AS | Assignment |
Owner name: AVAYA INTEGRATED CABINET SOLUTIONS INC., CALIFORNIA Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531 Effective date: 20171128 Owner name: OCTEL COMMUNICATIONS LLC (FORMERLY KNOWN AS OCTEL COMMUNICATIONS CORPORATION), CALIFORNIA Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531 Effective date: 20171128 Owner name: AVAYA INTEGRATED CABINET SOLUTIONS INC., CALIFORNI Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531 Effective date: 20171128 Owner name: VPNET TECHNOLOGIES, INC., CALIFORNIA Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531 Effective date: 20171128 Owner name: AVAYA INC., CALIFORNIA Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531 Effective date: 20171128 Owner name: OCTEL COMMUNICATIONS LLC (FORMERLY KNOWN AS OCTEL Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531 Effective date: 20171128 Owner name: AVAYA INC., CALIFORNIA Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 030083/0639;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.;REEL/FRAME:045012/0666 Effective date: 20171128 |
|
AS | Assignment |
Owner name: BANK OF MONTREAL, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:EXTREME NETWORKS, INC.;REEL/FRAME:046050/0546 Effective date: 20180501 Owner name: EXTREME NETWORKS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:SILICON VALLEY BANK;REEL/FRAME:046051/0775 Effective date: 20180501 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: BANK OF MONTREAL, NEW YORK Free format text: AMENDED SECURITY AGREEMENT;ASSIGNORS:EXTREME NETWORKS, INC.;AEROHIVE NETWORKS, INC.;REEL/FRAME:064782/0971 Effective date: 20230818 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |