US9093134B2 - High throughput interleaver/de-interleaver - Google Patents
High throughput interleaver/de-interleaver Download PDFInfo
- Publication number
- US9093134B2 US9093134B2 US13/725,109 US201213725109A US9093134B2 US 9093134 B2 US9093134 B2 US 9093134B2 US 201213725109 A US201213725109 A US 201213725109A US 9093134 B2 US9093134 B2 US 9093134B2
- Authority
- US
- United States
- Prior art keywords
- row
- data
- output buffer
- bank
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/2721—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions the interleaver involves a diagonal direction, e.g. by using an interleaving matrix with read-out in a diagonal direction
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2732—Convolutional interleaver; Interleavers using shift-registers or delay lines like, e.g. Ramsey type interleaver
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2933—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using a block and a convolutional code
- H03M13/2936—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using a block and a convolutional code comprising an outer Reed-Solomon code and an inner convolutional code
Definitions
- Convolutional interleavers and deinterleavers are commonly employed in an FEC scheme to protect against a burst of errors from being sent to a block decoder, such as a Reed-Solomon decoder. It is well known that interleaving techniques improve error correction capability.
- U.S. Pat. No. 7,051,171 provides a multi-channel interleaver/deinterleaver for use with conventional SDRAM type memory.
- the interleaver provides sequential writing and non-sequential reading capability or vice versa.
- Input buffer 411 and output buffer 412 can do symbol reordering such that DDR read/write operation obtains high burst efficiency.
- input buffer 411 combines several symbols into one word for a single DDR read/write burst.
- the word size equals to the product of DDR data width and DDR burst length.
- Output buffer 412 stores and converts the word to symbols for output.
- FIG. 10B illustrates an embodiment where the symbols from a group of output buffer 1011 are read out in a row-by-row manner.
- the data is stored in output buffer 1011 such that symbols in a row are in sequence.
- the V-vectors are stored column-by-column so that symbols in a row are in sequence.
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
Claims (19)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/725,109 US9093134B2 (en) | 2009-11-12 | 2012-12-21 | High throughput interleaver/de-interleaver |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US26083009P | 2009-11-12 | 2009-11-12 | |
US12/652,167 US8352834B2 (en) | 2009-11-12 | 2010-01-05 | High throughput interleaver / deinterleaver |
US13/725,109 US9093134B2 (en) | 2009-11-12 | 2012-12-21 | High throughput interleaver/de-interleaver |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/652,167 Division US8352834B2 (en) | 2009-11-12 | 2010-01-05 | High throughput interleaver / deinterleaver |
Publications (2)
Publication Number | Publication Date |
---|---|
US20130212328A1 US20130212328A1 (en) | 2013-08-15 |
US9093134B2 true US9093134B2 (en) | 2015-07-28 |
Family
ID=43975059
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/652,167 Expired - Fee Related US8352834B2 (en) | 2009-11-12 | 2010-01-05 | High throughput interleaver / deinterleaver |
US13/725,109 Expired - Fee Related US9093134B2 (en) | 2009-11-12 | 2012-12-21 | High throughput interleaver/de-interleaver |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/652,167 Expired - Fee Related US8352834B2 (en) | 2009-11-12 | 2010-01-05 | High throughput interleaver / deinterleaver |
Country Status (1)
Country | Link |
---|---|
US (2) | US8352834B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190036755A1 (en) * | 2014-04-08 | 2019-01-31 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8352834B2 (en) | 2009-11-12 | 2013-01-08 | Broadlogic Network Technologies Inc. | High throughput interleaver / deinterleaver |
US8799750B1 (en) * | 2011-05-09 | 2014-08-05 | Xilinx, Inc. | Convolutional interleaver for bursty memory access |
JP5323170B2 (en) * | 2011-12-05 | 2013-10-23 | ウィンボンド エレクトロニクス コーポレーション | Nonvolatile semiconductor memory and data reading method thereof |
EP2693673A1 (en) * | 2012-08-01 | 2014-02-05 | Alcatel Lucent | Bit-interleaver for an optical line terminal |
GB2505446B (en) | 2012-08-30 | 2014-08-13 | Imagination Tech Ltd | Memory address generation for digital signal processing |
GB2497154B (en) | 2012-08-30 | 2013-10-16 | Imagination Tech Ltd | Tile based interleaving and de-interleaving for digital signal processing |
GB2512600A (en) | 2013-04-02 | 2014-10-08 | Sony Corp | Receivers and methods for receiving signals |
GB2512601B (en) * | 2013-04-02 | 2016-02-10 | Sony Corp | Transmitters and methods for transmitting signals |
TWI569587B (en) * | 2015-02-06 | 2017-02-01 | 晨星半導體股份有限公司 | Convolutional de-interleaver |
US10484136B2 (en) | 2017-06-06 | 2019-11-19 | Hughes Network Systems, Llc | High speed interleaver/deinterleaver device supporting line rate, and method thereof |
EP3699767A1 (en) * | 2019-02-21 | 2020-08-26 | Realtek Semiconductor Corp. | Device and method of handling a time de-interleaver block |
CN111294059B (en) * | 2019-12-26 | 2023-06-30 | 成都海光集成电路设计有限公司 | Encoding method, decoding method, error correction method and related devices |
US11831338B2 (en) * | 2022-01-21 | 2023-11-28 | Hughes Network Systems, Llc | Systems and methods for improving communication throughput |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5581746A (en) * | 1992-12-28 | 1996-12-03 | Kabushiki Kaisha Toshiba | Synchronous LSI memory device |
US5703828A (en) * | 1992-10-02 | 1997-12-30 | Samsung Electronics Co Ltd | Semiconductor memory |
US5768215A (en) * | 1995-09-28 | 1998-06-16 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having interleaved read capability and methods of operating same |
US6035427A (en) | 1996-07-01 | 2000-03-07 | Daewoo Electronics Co., Ltd. | Convolutional interleaver and method for generating memory address therefor |
US6058496A (en) | 1997-10-21 | 2000-05-02 | International Business Machines Corporation | Self-timed AC CIO wrap method and apparatus |
US20020188905A1 (en) | 2001-06-08 | 2002-12-12 | Broadcom Corporation | System and method for interleaving data in a communication device |
US20030097621A1 (en) * | 2001-11-12 | 2003-05-22 | Weizhuang Xin | Efficient address generation for interleaver and de-interleaver |
US20030103407A1 (en) | 1998-06-10 | 2003-06-05 | Mitsubishi Denki Kabushiki Kaisha | Operable synchronous semiconductor memory device switching between single data rate mode and double data rate mode |
US6826181B1 (en) * | 1997-05-13 | 2004-11-30 | Matsushita Electric Industrial Co., Ltd. | Packet transmitter |
US20050066133A1 (en) * | 2003-09-18 | 2005-03-24 | Silicon Aquarius, Inc. | Memories for electronic systems |
US20050063421A1 (en) * | 2003-09-23 | 2005-03-24 | Bin Wan | Convolutional interleaver and deinterleaver |
US6970504B1 (en) * | 1996-12-18 | 2005-11-29 | Thomson Licensing | Parallel decoding of interleaved data streams within an MPEG decoder |
US20050268027A1 (en) * | 2004-05-28 | 2005-12-01 | Renesas Technology Corp. | Data processor |
US20060067158A1 (en) * | 2002-01-11 | 2006-03-30 | Samsung Electronics Co., Ltd. | Integrated circuit memory device supporting an N bit prefetch scheme and a 2N burst length |
US7051171B1 (en) * | 2003-04-11 | 2006-05-23 | Broadlogic Network Technologies, Inc. | Method and system for providing a multi-channel interleaver/deinterleaver using SDRAM |
US7103828B2 (en) * | 2003-07-24 | 2006-09-05 | Adiran, Inc. | System and method for interleaving and transmitting forward error correction code words |
US7103820B2 (en) * | 2003-09-22 | 2006-09-05 | Adtran, Inc. | System and method for interleaving forward error correction code words across multiple communication connections |
US20070180186A1 (en) * | 2006-01-27 | 2007-08-02 | Cornwell Michael J | Non-volatile memory management |
US20080141043A1 (en) * | 2006-12-06 | 2008-06-12 | David Flynn | Apparatus, system, and method for managing data using a data pipeline |
US20080147968A1 (en) * | 2000-01-06 | 2008-06-19 | Super Talent Electronics, Inc. | High Performance Flash Memory Devices (FMD) |
US20080256417A1 (en) * | 2007-04-13 | 2008-10-16 | Rgb Networks, Inc. | SDRAM convolutional interleaver with two paths |
US20090013136A1 (en) * | 2007-07-06 | 2009-01-08 | Core Logic, Inc. | De-Interleaving and Interleaving for Data Processing |
US20090037796A1 (en) * | 2007-07-31 | 2009-02-05 | Fujitsu Limited | Error correction device |
US20100332718A1 (en) * | 2009-06-26 | 2010-12-30 | Micron Technology, Inc. | System and method for providing configurable latency and/or density in memory devices |
US8352834B2 (en) | 2009-11-12 | 2013-01-08 | Broadlogic Network Technologies Inc. | High throughput interleaver / deinterleaver |
-
2010
- 2010-01-05 US US12/652,167 patent/US8352834B2/en not_active Expired - Fee Related
-
2012
- 2012-12-21 US US13/725,109 patent/US9093134B2/en not_active Expired - Fee Related
Patent Citations (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5703828A (en) * | 1992-10-02 | 1997-12-30 | Samsung Electronics Co Ltd | Semiconductor memory |
US5581746A (en) * | 1992-12-28 | 1996-12-03 | Kabushiki Kaisha Toshiba | Synchronous LSI memory device |
US5768215A (en) * | 1995-09-28 | 1998-06-16 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having interleaved read capability and methods of operating same |
US6035427A (en) | 1996-07-01 | 2000-03-07 | Daewoo Electronics Co., Ltd. | Convolutional interleaver and method for generating memory address therefor |
US6970504B1 (en) * | 1996-12-18 | 2005-11-29 | Thomson Licensing | Parallel decoding of interleaved data streams within an MPEG decoder |
US6826181B1 (en) * | 1997-05-13 | 2004-11-30 | Matsushita Electric Industrial Co., Ltd. | Packet transmitter |
US6058496A (en) | 1997-10-21 | 2000-05-02 | International Business Machines Corporation | Self-timed AC CIO wrap method and apparatus |
US20030103407A1 (en) | 1998-06-10 | 2003-06-05 | Mitsubishi Denki Kabushiki Kaisha | Operable synchronous semiconductor memory device switching between single data rate mode and double data rate mode |
US20080147968A1 (en) * | 2000-01-06 | 2008-06-19 | Super Talent Electronics, Inc. | High Performance Flash Memory Devices (FMD) |
US20020188905A1 (en) | 2001-06-08 | 2002-12-12 | Broadcom Corporation | System and method for interleaving data in a communication device |
US20030097621A1 (en) * | 2001-11-12 | 2003-05-22 | Weizhuang Xin | Efficient address generation for interleaver and de-interleaver |
US20060067158A1 (en) * | 2002-01-11 | 2006-03-30 | Samsung Electronics Co., Ltd. | Integrated circuit memory device supporting an N bit prefetch scheme and a 2N burst length |
US7051171B1 (en) * | 2003-04-11 | 2006-05-23 | Broadlogic Network Technologies, Inc. | Method and system for providing a multi-channel interleaver/deinterleaver using SDRAM |
US7103828B2 (en) * | 2003-07-24 | 2006-09-05 | Adiran, Inc. | System and method for interleaving and transmitting forward error correction code words |
US20050066133A1 (en) * | 2003-09-18 | 2005-03-24 | Silicon Aquarius, Inc. | Memories for electronic systems |
US20100191903A1 (en) * | 2003-09-18 | 2010-07-29 | S. Aqua Semiconductor, Llc | Memories for electronic systems |
US7103820B2 (en) * | 2003-09-22 | 2006-09-05 | Adtran, Inc. | System and method for interleaving forward error correction code words across multiple communication connections |
US7600163B2 (en) * | 2003-09-23 | 2009-10-06 | Realtek Semiconductor Corp. | Convolutional interleaver and deinterleaver |
US20050063421A1 (en) * | 2003-09-23 | 2005-03-24 | Bin Wan | Convolutional interleaver and deinterleaver |
US20050268027A1 (en) * | 2004-05-28 | 2005-12-01 | Renesas Technology Corp. | Data processor |
US20070180186A1 (en) * | 2006-01-27 | 2007-08-02 | Cornwell Michael J | Non-volatile memory management |
US20080141043A1 (en) * | 2006-12-06 | 2008-06-12 | David Flynn | Apparatus, system, and method for managing data using a data pipeline |
US20080256417A1 (en) * | 2007-04-13 | 2008-10-16 | Rgb Networks, Inc. | SDRAM convolutional interleaver with two paths |
US20090013136A1 (en) * | 2007-07-06 | 2009-01-08 | Core Logic, Inc. | De-Interleaving and Interleaving for Data Processing |
US20090037796A1 (en) * | 2007-07-31 | 2009-02-05 | Fujitsu Limited | Error correction device |
US8230297B2 (en) * | 2007-07-31 | 2012-07-24 | Fujitsu Semiconductor Limited | Error correction device |
US20100332718A1 (en) * | 2009-06-26 | 2010-12-30 | Micron Technology, Inc. | System and method for providing configurable latency and/or density in memory devices |
US8352834B2 (en) | 2009-11-12 | 2013-01-08 | Broadlogic Network Technologies Inc. | High throughput interleaver / deinterleaver |
Non-Patent Citations (4)
Title |
---|
Numata, K., et al., "New Nibbled-Page Architecture for High-Density DRAM's", Aug. 1989, IEEE Journal of Solid-State Circuits, vol. 24, No. 4, pp. 900-904. |
Saito, M., et al., "500-Mb/s Nonprecharged Data Bus for High-Speed DRAM's", Nov. 1998, vol. 33, No. 11, pp. 1720-1730. |
Shimizu, K., et al. "Reconfigurable Adaptive FEC System with Interleaving", 2005, IEEE, pp. 1252-1255. |
Wellig, Armin, "Two-Stage Interleaving Network Analysis to Design Area-and Energy-Efficient 3GPP-Compliat Receiver Architectures", 2004, IEEE, pp. 65-70. |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190036755A1 (en) * | 2014-04-08 | 2019-01-31 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
US10764103B2 (en) | 2014-04-08 | 2020-09-01 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
US10862726B2 (en) * | 2014-04-08 | 2020-12-08 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
US11677483B2 (en) | 2014-04-08 | 2023-06-13 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
Also Published As
Publication number | Publication date |
---|---|
US20110113305A1 (en) | 2011-05-12 |
US8352834B2 (en) | 2013-01-08 |
US20130212328A1 (en) | 2013-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9093134B2 (en) | High throughput interleaver/de-interleaver | |
JP3862062B2 (en) | MEMORY DEVICE AND MEMORY ACCESS METHOD FOR APPLICATION TO REED-SOLOMON DECODER WITH HIGH SPEED PIPELINE PIPELINE STRUCTURE | |
JP4703220B2 (en) | Semiconductor memory device | |
US7921245B2 (en) | Memory system and device with serialized data transfer | |
US4845664A (en) | On-chip bit reordering structure | |
US6964005B2 (en) | System and method for interleaving data in a communication device | |
US6158040A (en) | Rotated data-aligmnent in wade embedded DRAM for page-mode column ECC in a DVD controller | |
US7051171B1 (en) | Method and system for providing a multi-channel interleaver/deinterleaver using SDRAM | |
JPH10200418A (en) | Error correcting method, error correcting device, data reader and data mapping method | |
EP1125366B1 (en) | Generalized convolutional interleaver/deinterleaver | |
JP2008135813A (en) | Turbo decoder and turbo decoding method | |
JP4717798B2 (en) | Encoding write masking | |
TWI569587B (en) | Convolutional de-interleaver | |
US9280418B2 (en) | Memory device implementing reduced ECC overhead | |
US20080195823A1 (en) | Method and apparatus for convolutional interleaving/de-interleaving technique | |
JPH1198462A (en) | Data reproduction device | |
US7617354B2 (en) | Abbreviated burst data transfers for semiconductor memory | |
US6151273A (en) | Synchronous semiconductor memory device | |
US6545932B1 (en) | SDRAM and method for data accesses of SDRAM | |
JP2007328894A (en) | Semiconductor storage device, and method of inspecting thereof | |
CN105099599B (en) | Interleaving and deinterleaving method and corresponding device | |
US6346896B1 (en) | Decoding apparatus and method for deinterleaving data | |
JP2000112776A (en) | Error correction system, error correction method and data storage system having error correction function | |
KR100243468B1 (en) | Vitervi interlever / deinterlever using dual port memory | |
US6310824B1 (en) | Integrated memory with two burst operation types |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADLOGIC NETWORK TECHNOLOGIES, INC.;REEL/FRAME:030704/0725 Effective date: 20130627 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047229/0408 Effective date: 20180509 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE PREVIOUSLY RECORDED ON REEL 047229 FRAME 0408. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047349/0001 Effective date: 20180905 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT NUMBER 9,385,856 TO 9,385,756 PREVIOUSLY RECORDED AT REEL: 47349 FRAME: 001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:051144/0648 Effective date: 20180905 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190728 |