US9048898B2 - Front end module - Google Patents

Front end module Download PDF

Info

Publication number
US9048898B2
US9048898B2 US13/770,884 US201313770884A US9048898B2 US 9048898 B2 US9048898 B2 US 9048898B2 US 201313770884 A US201313770884 A US 201313770884A US 9048898 B2 US9048898 B2 US 9048898B2
Authority
US
United States
Prior art keywords
circuit unit
switch circuit
switch
switch devices
parallel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US13/770,884
Other versions
US20140162579A1 (en
Inventor
Myeong Woo HAN
Youn Suk Kim
Shinichi Iizuka
Ju Young Park
Ki Joong KIM
Young Jean SONG
Jun Goo WON
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electro Mechanics Co Ltd
Original Assignee
Samsung Electro Mechanics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electro Mechanics Co Ltd filed Critical Samsung Electro Mechanics Co Ltd
Assigned to SAMSUNG ELECTRO-MECHANICS CO., LTD. reassignment SAMSUNG ELECTRO-MECHANICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HAN, MYEONG WOO, IIZUKA, SHINICHI, KIM, KI JOONG, KIM, YOUN SUK, SONG, YOUNG JEAN, WON, JUN GOO, PARK, JU YOUNG
Publication of US20140162579A1 publication Critical patent/US20140162579A1/en
Application granted granted Critical
Publication of US9048898B2 publication Critical patent/US9048898B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40—Circuits
    • H04B1/44—Transmit/receive switching
    • H04B1/48—Transmit/receive switching in circuits for connecting transmitter and receiver to a common transmission path, e.g. by energy of transmitter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02—Transmitters
    • H04B1/04—Circuits
    • H04B1/0458—Arrangements for matching and coupling between power amplifier and antenna or between amplifying stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/56—Modifications of input or output impedances, not otherwise provided for
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/387—A circuit being added at the output of an amplifier to adapt the output impedance of the amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/20—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F2203/21—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F2203/211—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
    • H03F2203/21139—An impedance adaptation circuit being added at the output of a power amplifier stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38—Impedance-matching networks
    • H03H2007/386—Multiple band impedance matching
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38—Impedance-matching networks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/46—Networks for connecting several sources or loads, working on different frequencies or frequency bands, to a common load or source
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/46—Networks for connecting several sources or loads, working on different frequencies or frequency bands, to a common load or source
    • H03H7/468—Networks for connecting several sources or loads, working on different frequencies or frequency bands, to a common load or source particularly adapted as coupling circuit between transmitters and antennas

Definitions

  • the present invention relates to a front end module capable of significantly reducing a leakage voltage that may be generated in a signal transmission mode while constituting a parallel switch circuit having a relatively reduced number of switch devices, and thus preventing a deterioration of linearity and breakage of elements, by disposing a parallel switch circuit between a node included in a matching circuit unit and a ground node.
  • a front end module is a module of a mobile device or the like, in which high-frequency components, such as a SAW filter, a diplexer, a low pass filter, an RF switch, and the like, are integrated into a single module to significantly reduce an area occupied thereby, and is a necessary component in an electronic device having a communications function.
  • a front end module employed in a mobile device may serve as a filter for separating a transmission signal and a reception signal to prevent signal collision and selectively pass only signals having a particular frequency.
  • a single chip front end module applied to the mobile device includes an amplification circuit unit amplifying a signal, a switch circuit unit transmitting an output signal of the amplification circuit unit to an antenna, and the like.
  • the switch circuit unit is controlled to be turned on or off depending on the operation mode (a signal transmission mode or a signal reception mode) of the front end module, and a serial switch circuit unit and a parallel switch circuit unit may be disposed between an output terminal of the amplification circuit unit and the antenna and between the output terminal of the amplification circuit unit and a ground terminal, respectively.
  • the switch circuit unit When the switch circuit unit is turned on, a voltage is barely applied to switch devices constituting the switch circuit unit, and thus linearity of the switch devices barely influences an operation of the entire circuit of the front end module. On the contrary, when the switch circuit unit is turned off, a predetermined voltage is applied to the respective switch devices. Since the voltage at which one switch device may withstand is fixed, the switch circuit unit is required to be configured in a stack structure in which several switch devices are connected, in order to improve stability of the entire circuit. As such, when the amount of switch devices included in the switch circuit unit is increased, linearity characteristics and withstand voltage may be improved, but the size of the module may be increased and the price thereof may be increased.
  • Patent Document 1 is directed to a multiband matching circuit and an amplification circuit, and discloses a multiband amplification circuit including an amplification circuit and a matching circuit
  • Patent Document 2 is directed to a high-efficiency multimode power amplification device, and discloses an amplification circuit including an impedance matching circuit and an amplification circuit.
  • Patent Documents 1 and 2 fail to disclose a method for decreasing the amount of switch devices included in a switch circuit unit by changing the configuration in which an output terminal of the amplification circuit is connected with the switch circuit unit.
  • An aspect of the present invention provides a front end module in which a parallel switch circuit unit having a stack structure is connected to a node between multistage matching circuit units connected to an output terminal of an amplification circuit unit. Therefore, in the case in which a series switch circuit unit connected between an end node of the multistage matching circuit unit and an antenna is turned on and the parallel switch circuit unit is turned off, a signal having a relatively low level is transmitted to the parallel switch circuit unit, whereby the amount of switch devices included in the parallel switch circuit unit may be decreased.
  • a front end module including: an amplification circuit unit amplifying signal; a multistage matching circuit unit connected to an output terminal of the amplification circuit unit; and a switch circuit unit connected to the multistage matching circuit unit, wherein the switch circuit unit includes a series switch circuit and a parallel switch circuit, the parallel switch circuit being connected to a node between a plurality of matching circuits included in the multistage matching circuit unit.
  • the series switch circuit and the parallel switch circuit may each include a plurality of switch devices.
  • the amount of switch devices included in the series switch circuit may be greater than the amount of switch devices included in the parallel switch circuit.
  • the plurality of switch devices included in the parallel switch circuit may be connected to one another to form a stack structure.
  • the switch circuit unit may turn off the parallel switch circuit to transmit a signal amplified by the amplification circuit unit to an output terminal.
  • a front end module including: an amplification device having an input terminal and an output terminal; a plurality of matching circuits connected to an output terminal of the amplification device; a plurality of first switch devices connected in parallel between the plurality of matching circuits; and a plurality of second switch devices connected in series between an end terminal of the plurality of matching circuits and an antenna, wherein the amount of the plurality of the first switch devices is lower than the amount of the plurality of the second switch devices.
  • the plurality of matching circuits may each include at least one capacitive element and at least one inductive element.
  • the plurality of first switch devices may be connected in series between a node between the plurality of matching circuit and a ground terminal, and the plurality of second switch devices may be connected in series between an end node of the plurality of matching circuits and the antenna.
  • the plurality of second switch devices when the plurality of second switch devices are turned on, the plurality of first switch devices may be turned off.
  • the plurality of first switch devices may have a stack structure in which a leakage voltage transmitted to the plurality of first switch devices is significantly reducible, in a signal transmission mode in which the plurality of second switch devices are turned on to transmit an output signal of the amplification device to the antenna.
  • the plurality of first switch devices and the plurality of second switch devices may include a plurality of MOSFETs, respectively.
  • FIG. 1 is a block diagram schematically showing a front end module according to an embodiment of the present invention
  • FIG. 2 is a circuit diagram showing an example of the front end module according to the embodiment of the present invention.
  • FIG. 3 is a circuit diagram for explaining an operation method of the front end module according to the embodiment of the present invention.
  • FIG. 1 is a block diagram schematically showing a front end module according to an embodiment of the present invention.
  • a front end module 100 may include an amplification circuit unit 110 , a multistage matching circuit unit 120 including a plurality of matching circuits 120 - 1 to 120 -N, a series switch circuit unit 130 , and a parallel switch circuit unit 140 .
  • One side of the series switch circuit unit 130 may be connected to antenna ANT.
  • the amplification circuit unit 110 may amplify a predetermined input signal S in to generate an output signal S out , and include at least one amplification device for amplification.
  • the amplification device included in the amplification circuit unit 110 may be implemented by a transistor, and the multistage matching circuit unit 120 may be connected to a node of the amplification circuit unit, through which the output signal S out is outputted.
  • the multistage matching circuit unit 120 may include a plurality of matching circuits 120 - 1 to 120 -N.
  • an output impedance of the amplification device included in the amplification circuit unit 110 may be several ohms.
  • an input impedance of a switch device included in the series switch circuit unit 130 transmitting the output signal S out of the amplification circuit unit 110 to the antenna ANT may be several tens of ohms (for example, 50 ⁇ ), higher than the output impedance of the amplification device.
  • the multistage matching circuit unit 120 may be disposed between an output terminal of the amplification circuit unit 110 and the series switch circuit unit 130 , for impedance conversion to compensate for this impedance mismatch.
  • the output signal S out of the amplification circuit unit 110 is transmitted to the antenna ANT, passing through the multistage matching circuit unit 120 and the series switch circuit unit 130 . Since the series switch circuit unit 130 is operated when a plurality of switch devices included in the series switch circuit unit 130 are all turned on, voltage is barely applied to the plurality of switch devices included in the series switch circuit unit 130 , and thus a deterioration of linearity due to the operation of the series switch circuit unit 130 may not arise.
  • the parallel switch circuit unit 140 is turned off in a signal transmission mode in which the series switch circuit unit 130 is turned on, a deterioration of linearity may arise. That is, a voltage generated at a middle node of the multistage matching circuit unit 120 , as a leakage signal, is applied to the switch devices included in the parallel switch circuit unit 140 that has been turned off. In the case in which the level of the leakage signal is excessively large, overall linearity may be deteriorated or the switch devices included in the parallel switch circuit unit 140 may be damaged. Therefore, the plurality of switch devices included in the parallel switch circuit unit 140 are connected to one another in a stack structure, so that deterioration of linearity and damage to switch devices may be prevented.
  • the parallel switch circuit unit 140 is connected to the middle node through which the plurality of matching circuits 120 - 1 to 120 -N included in the multistage matching circuit unit 120 are connected to one another.
  • the level of an output signal of a first matching circuit 120 - 1 is lower than the level of an output signal of an n-th matching circuit 120 -N. Therefore, in the present embodiment, the level of a leakage signal flowing into the parallel switch circuit unit 140 may be lowered by connecting the parallel switch circuit unit 140 to the middle node of the multistage matching circuit unit 120 , not to the final end node thereof.
  • Lowering the level of leakage signal flowing into the parallel switch circuit unit 140 may be helpful in reducing configuration costs of the overall circuit and decreasing the area of a chip constituting the front end module. Since the level of the leakage signal flowing into the parallel switch circuit unit 140 is relatively small, the relatively small number of switch devices may constitute the parallel switch circuit unit 140 and thus the configuration costs of the circuit and the area of the chip may be lowered.
  • FIG. 2 is a circuit diagram showing one example of the front end module according to the embodiment of the present invention.
  • the front end module may include an amplification circuit unit 210 , a first matching circuit 220 - 1 , a second matching circuit 220 - 2 , a series switch circuit unit 230 , and a parallel switch circuit unit 240 .
  • the series switch circuit unit 230 may be connected to an antenna ANT to transmit an output signal S out , which is outputted from the amplification circuit unit 210 in a signal transmission mode, to the antenna ANT.
  • the amplification circuit unit 210 may include an amplification device 215 amplifying an input signal Sin, and the amplification device 215 may be configured of a transistor such as a bipolar junction transistor (BJT) or the like.
  • BJT bipolar junction transistor
  • the input signal S in may be applied to a base terminal of the BJT and the output signal S out may be transmitted through a collector terminal.
  • a power voltage Vcc necessary for an amplification operation is applied to the collector terminal of the BJT.
  • the impedance at the output terminal of the amplification device 215 may be several ohms in order to obtain a relatively maximum power of output.
  • an input impedance of a switch device included in the series switch circuit unit 230 may be several tens of ohms, for example, 50 ohms
  • matching circuits 220 - 1 and 220 - 2 are needed for impedance conversion.
  • the amount of matching circuits 220 - 1 and 220 - 2 may be plural. In the present embodiment, it is assumed that two matching circuits 220 - 1 and 220 - 2 are applied, but the present invention is not necessarily limited thereto.
  • the respective matching circuits 220 - 1 and 220 - 2 may include inductors L 1 and L 2 as inductive elements and capacitors C 1 and C 2 as capacitive elements, respectively.
  • the matching circuits 220 - 1 and 220 - 2 may have low pass filters configured of inductive elements L 1 and L 2 connected in series to the output signal S out and capacitive elements C 1 and C 2 connected in parallel with the output signal Sout. Every time the output signal S out passes through the respective matching circuits 220 - 1 and 220 - 2 , the swing width of the output signal S out may increase due to impedance conversion. In a signal transmission mode in which the series switch circuit unit 230 is turned on and the parallel switch circuit unit 240 is turned off, the output signal S out having a relatively large swing width may flow into the parallel switch circuit unit 240 as a leakage signal.
  • the parallel switch circuit unit 240 in order to significantly reduce the swing width of the leakage signal flowing into the parallel switch circuit unit 240 in the signal transmission mode, the parallel switch circuit unit 240 is connected to a middle node N M through which the first matching circuit 220 - 1 and the second matching circuit 220 - 2 are connected to each other. Since a maximum level and a swing width of the leakage signal flowing into the parallel switch circuit unit 240 is relatively small, the parallel switch circuit unit 240 may be configured of a relatively less number of switch devices, as compared with the series switch circuit unit 230 . Referring to FIG.
  • the parallel switch circuit unit 240 may include only three switch devices Q P1 ⁇ Q P3 , as compared with the series switch circuit unit 230 including six switch devices Q S1 ⁇ Q S6 . This is an example, but the series and parallel switch circuit units 230 and 240 may also be configured of a different number of switch devices from those shown in FIG. 2 .
  • the series switch circuit unit 230 is connected between an end node N E of the second matching circuit 220 - 2 and the antenna ANT. Also, the series switch circuit unit 230 is configured such that drains and sources of a plurality of switch devices Q S1 ⁇ Q S6 included in the series switch circuit unit 230 are connected to one another, similarly to the parallel switch circuit unit 240 having a stack structure in which drains and sources of MOSFETs are connected to one another. When a turn-on signal is applied to gates of the plurality of switch devices Q S1 ⁇ Q S6 included in the series switch circuit unit 230 , the front end module 200 may operate in a signal transmission mode.
  • the parallel switch circuit unit 240 is connected in parallel with a route through which the output signal S out of the amplification circuit unit 210 is transmitted to the antenna ANT, and thus operates as a shunt switch. That is, when the series switch circuit unit 230 is turned on in the signal transmission mode, the parallel switch circuit unit 240 is turned off, and thus only the output signal S out of the amplification circuit unit 210 is certainly transmitted to the antenna ANT. In particularly, assuming that a plurality of amplification circuit units 210 are connected to one antenna ANT in a mobile terminal device using a plurality of communication modes, the parallel switch circuit units 240 is selectively turned on or turned off depending on the respective communication modes, thereby significantly reducing interference between the communication modes.
  • FIG. 3 is a circuit diagram for explaining an operation method of the front end module according to the embodiment of the present invention.
  • the amplification circuit unit 210 includes a BJT as the amplification device 215 .
  • An input signal S in is applied to a base terminal of the BJT to output an output signal S out through a collector terminal thereof.
  • a plurality of matching circuits 220 - 1 and 220 - 2 are connected to an output terminal of the amplification circuit unit 210 .
  • the first matching circuit 220 - 1 and the second matching circuit 220 - 2 may include a low pass filter structure having inductive elements, inductors L 1 and L 2 and capacitive elements, capacitors C 1 and C 2 , respectively.
  • a parallel switch circuit unit 240 may be connected between a middle node N M , through which the first matching circuit 220 - 1 and the second matching circuit 220 - 2 are connected to each other, and a ground terminal, and a series switch circuit unit 230 may be connected between an end node N E of the plurality of matching circuits 220 - 1 and 220 - 2 and an antenna ANT.
  • switch devices Q P1 ⁇ Q P3 included in the parallel switch circuit unit 240 are all turned off in a signal transmission mode. However, a portion of the RF signal passing through the first matching circuit 220 - 1 flows into the parallel switch circuit unit 240 , as a leakage signal 260 , and the leakage signal 260 generates a predetermined voltage between drain and source terminals of the turned-off switch devices Q P1 ⁇ Q P3 .
  • the parallel switch circuit unit 240 may have a stack structure so that the leakage signal 260 is divisionally applied to several switch devices Q P1 ⁇ Q P3 .
  • the parallel switch circuit unit 240 is connected to a middle node N M between the first matching circuit 220 - 1 and the second matching circuit 220 - 2 , not to an end node N E between the second matching circuit 220 - 2 and the series switch circuit unit 230 . Therefore, here, a portion of an RF signal having relatively low level and swing width flows into the parallel switch circuit unit 240 , as compared with a case in which the parallel switch circuit unit 240 is connected to the end node NE.
  • the level of the leakage signal 260 flowing into the parallel switch circuit unit 240 may be decreased. Therefore, since the amount of switch devices Q P1 ⁇ Q P3 included in the parallel switch circuit unit 240 is decreased or the parallel switch circuit unit 240 is configured of the switch devices Q P1 ⁇ Q P3 having a relatively low limit voltage, the configuration costs of the entire circuit may be lowered. In addition, in the case in which the amount of switch devices Q P1 ⁇ Q P3 is decreased, the size of the chip may be decreased in the front end module implemented by a single chip.
  • FIG. 3 also shows that the series switch circuit unit 230 includes six switch devices Q S1 ⁇ Q S6 and the parallel switch circuit unit 240 includes three switch devices Q P1 ⁇ Q P3 , but this is provided by way of an example.
  • the amount of matching circuits 220 - 1 and 220 - 2 connected may be greater than two.
  • a MOSFET having a relatively low limit voltage may be applied to the switch devices included in the parallel switch circuit unit 240 . That is, it will be understood that the amount of switch devices included in the parallel switch circuit unit 240 is not always lower than the amount of switch devices included in the series switch circuit unit 230 when the parallel switch circuit unit 240 is connected to the node between the plurality of matching circuits, but this may relax the restrictions on circuit configuration in designing the front end module.
  • the amount of switch devices included in the parallel switch circuit unit 240 may be decreased, and thus the chip size may be decreased and the manufacturing costs thereof may be reduced.
  • the multistage matching circuit unit is connected to an output node of the amplification circuit unit and the parallel switch circuit unit is connected to a middle node between the multistage matching circuit units. Therefore, when the parallel switch circuit unit connected between the end node of the multistage matching circuit unit and the antenna is turned on, the swing width of the voltage applied to the switch devices included in the parallel switch circuit unit may be reduced, and thus the amount of switch devices included in the parallel switch circuit unit may be decreased, thereby preventing an increase in a size of the chip constituting the front end module and reducing manufacturing costs.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)

Abstract

There is provided a front end module, including an amplification circuit unit amplifying signal, a multistage matching circuit unit connected to an output terminal of the amplification circuit unit, and a switch circuit unit connected to the multistage matching circuit unit, wherein the switch circuit unit includes a series switch circuit and a parallel switch circuit, the parallel switch circuit being connected to a node between a plurality of matching circuits included in the multistage matching circuit unit.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims the priority of Korean Patent Application No. 10-2012-0142922 filed on Dec. 10, 2012, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a front end module capable of significantly reducing a leakage voltage that may be generated in a signal transmission mode while constituting a parallel switch circuit having a relatively reduced number of switch devices, and thus preventing a deterioration of linearity and breakage of elements, by disposing a parallel switch circuit between a node included in a matching circuit unit and a ground node.
2. Description of the Related Art
A front end module (FEM) is a module of a mobile device or the like, in which high-frequency components, such as a SAW filter, a diplexer, a low pass filter, an RF switch, and the like, are integrated into a single module to significantly reduce an area occupied thereby, and is a necessary component in an electronic device having a communications function. In particular, a front end module employed in a mobile device may serve as a filter for separating a transmission signal and a reception signal to prevent signal collision and selectively pass only signals having a particular frequency.
Generally, a single chip front end module applied to the mobile device includes an amplification circuit unit amplifying a signal, a switch circuit unit transmitting an output signal of the amplification circuit unit to an antenna, and the like. The switch circuit unit is controlled to be turned on or off depending on the operation mode (a signal transmission mode or a signal reception mode) of the front end module, and a serial switch circuit unit and a parallel switch circuit unit may be disposed between an output terminal of the amplification circuit unit and the antenna and between the output terminal of the amplification circuit unit and a ground terminal, respectively.
When the switch circuit unit is turned on, a voltage is barely applied to switch devices constituting the switch circuit unit, and thus linearity of the switch devices barely influences an operation of the entire circuit of the front end module. On the contrary, when the switch circuit unit is turned off, a predetermined voltage is applied to the respective switch devices. Since the voltage at which one switch device may withstand is fixed, the switch circuit unit is required to be configured in a stack structure in which several switch devices are connected, in order to improve stability of the entire circuit. As such, when the amount of switch devices included in the switch circuit unit is increased, linearity characteristics and withstand voltage may be improved, but the size of the module may be increased and the price thereof may be increased.
In the Related Art Documents below, Patent Document 1 is directed to a multiband matching circuit and an amplification circuit, and discloses a multiband amplification circuit including an amplification circuit and a matching circuit, and Patent Document 2 is directed to a high-efficiency multimode power amplification device, and discloses an amplification circuit including an impedance matching circuit and an amplification circuit. However, Patent Documents 1 and 2 fail to disclose a method for decreasing the amount of switch devices included in a switch circuit unit by changing the configuration in which an output terminal of the amplification circuit is connected with the switch circuit unit.
RELATED ART DOCUMENTS
  • (Patent Document 1) Korean Patent Laid-Open Publication No. 10-2010-0088534
  • (Patent Document 2) Korean Patent Laid-Open Publication No. 10-2004-0062711
SUMMARY OF THE INVENTION
An aspect of the present invention provides a front end module in which a parallel switch circuit unit having a stack structure is connected to a node between multistage matching circuit units connected to an output terminal of an amplification circuit unit. Therefore, in the case in which a series switch circuit unit connected between an end node of the multistage matching circuit unit and an antenna is turned on and the parallel switch circuit unit is turned off, a signal having a relatively low level is transmitted to the parallel switch circuit unit, whereby the amount of switch devices included in the parallel switch circuit unit may be decreased.
According to an aspect of the present invention, there is provided a front end module, including: an amplification circuit unit amplifying signal; a multistage matching circuit unit connected to an output terminal of the amplification circuit unit; and a switch circuit unit connected to the multistage matching circuit unit, wherein the switch circuit unit includes a series switch circuit and a parallel switch circuit, the parallel switch circuit being connected to a node between a plurality of matching circuits included in the multistage matching circuit unit.
The series switch circuit and the parallel switch circuit may each include a plurality of switch devices.
The amount of switch devices included in the series switch circuit may be greater than the amount of switch devices included in the parallel switch circuit.
The plurality of switch devices included in the parallel switch circuit may be connected to one another to form a stack structure.
Here, when the series switch circuit is turned on, the switch circuit unit may turn off the parallel switch circuit to transmit a signal amplified by the amplification circuit unit to an output terminal.
According to another aspect of the present invention, there is provided a front end module, including: an amplification device having an input terminal and an output terminal; a plurality of matching circuits connected to an output terminal of the amplification device; a plurality of first switch devices connected in parallel between the plurality of matching circuits; and a plurality of second switch devices connected in series between an end terminal of the plurality of matching circuits and an antenna, wherein the amount of the plurality of the first switch devices is lower than the amount of the plurality of the second switch devices.
The plurality of matching circuits may each include at least one capacitive element and at least one inductive element.
The plurality of first switch devices may be connected in series between a node between the plurality of matching circuit and a ground terminal, and the plurality of second switch devices may be connected in series between an end node of the plurality of matching circuits and the antenna.
Here, when the plurality of second switch devices are turned on, the plurality of first switch devices may be turned off.
The plurality of first switch devices may have a stack structure in which a leakage voltage transmitted to the plurality of first switch devices is significantly reducible, in a signal transmission mode in which the plurality of second switch devices are turned on to transmit an output signal of the amplification device to the antenna.
The plurality of first switch devices and the plurality of second switch devices may include a plurality of MOSFETs, respectively.
BRIEF DESCRIPTION OF THE DRAWINGS
The above and other aspects, features and other advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
FIG. 1 is a block diagram schematically showing a front end module according to an embodiment of the present invention;
FIG. 2 is a circuit diagram showing an example of the front end module according to the embodiment of the present invention; and
FIG. 3 is a circuit diagram for explaining an operation method of the front end module according to the embodiment of the present invention.
 DETAILED DESCRIPTION OF THE EMBODIMENTS
Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings. The invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.
In addition, in each embodiment of the present invention, since a structure, a shape, a numerical value described byway of example are only examples provided in order to assist in the understanding of technical features of the present invention, they are not limited to these examples, but may be variously changed within the spirit and the scope of the present invention.
FIG. 1 is a block diagram schematically showing a front end module according to an embodiment of the present invention.
Referring to FIG. 1, a front end module 100 according to the present embodiment may include an amplification circuit unit 110, a multistage matching circuit unit 120 including a plurality of matching circuits 120-1 to 120-N, a series switch circuit unit 130, and a parallel switch circuit unit 140. One side of the series switch circuit unit 130 may be connected to antenna ANT.
The amplification circuit unit 110 may amplify a predetermined input signal Sin to generate an output signal Sout, and include at least one amplification device for amplification. The amplification device included in the amplification circuit unit 110 may be implemented by a transistor, and the multistage matching circuit unit 120 may be connected to a node of the amplification circuit unit, through which the output signal Sout is outputted.
The multistage matching circuit unit 120 may include a plurality of matching circuits 120-1 to 120-N. In order to allow the amplification circuit unit 110 to obtain a relatively maximum power of output, an output impedance of the amplification device included in the amplification circuit unit 110 may be several ohms. Whereas, an input impedance of a switch device included in the series switch circuit unit 130 transmitting the output signal Sout of the amplification circuit unit 110 to the antenna ANT may be several tens of ohms (for example, 50Ω), higher than the output impedance of the amplification device. The multistage matching circuit unit 120 may be disposed between an output terminal of the amplification circuit unit 110 and the series switch circuit unit 130, for impedance conversion to compensate for this impedance mismatch.
When the series switch circuit unit 130 is turned-on, the output signal Sout of the amplification circuit unit 110 is transmitted to the antenna ANT, passing through the multistage matching circuit unit 120 and the series switch circuit unit 130. Since the series switch circuit unit 130 is operated when a plurality of switch devices included in the series switch circuit unit 130 are all turned on, voltage is barely applied to the plurality of switch devices included in the series switch circuit unit 130, and thus a deterioration of linearity due to the operation of the series switch circuit unit 130 may not arise.
On the other hand, since the parallel switch circuit unit 140 is turned off in a signal transmission mode in which the series switch circuit unit 130 is turned on, a deterioration of linearity may arise. That is, a voltage generated at a middle node of the multistage matching circuit unit 120, as a leakage signal, is applied to the switch devices included in the parallel switch circuit unit 140 that has been turned off. In the case in which the level of the leakage signal is excessively large, overall linearity may be deteriorated or the switch devices included in the parallel switch circuit unit 140 may be damaged. Therefore, the plurality of switch devices included in the parallel switch circuit unit 140 are connected to one another in a stack structure, so that deterioration of linearity and damage to switch devices may be prevented.
Considering that defects or faults such as damage to switch devices and deteriorations of linearity occur depending on the level of a leakage signal transmitted to the parallel switch circuit unit 140 in a signal transmission mode, the defects or faults as described above may be solved by lowering the level of a leakage signal flowing into the parallel switch circuit unit 140. Therefore, in the present embodiment, the parallel switch circuit unit 140 is connected to the middle node through which the plurality of matching circuits 120-1 to 120-N included in the multistage matching circuit unit 120 are connected to one another.
Due to the characteristics of the multistage matching circuit unit 120 performing impedance conversion, as the output signal Sout of the amplification circuit unit 110 passes through the plurality of matching circuits 120-1 to 120-N, the level thereof increases. That is, the level of an output signal of a first matching circuit 120-1 is lower than the level of an output signal of an n-th matching circuit 120-N. Therefore, in the present embodiment, the level of a leakage signal flowing into the parallel switch circuit unit 140 may be lowered by connecting the parallel switch circuit unit 140 to the middle node of the multistage matching circuit unit 120, not to the final end node thereof.
Lowering the level of leakage signal flowing into the parallel switch circuit unit 140 may be helpful in reducing configuration costs of the overall circuit and decreasing the area of a chip constituting the front end module. Since the level of the leakage signal flowing into the parallel switch circuit unit 140 is relatively small, the relatively small number of switch devices may constitute the parallel switch circuit unit 140 and thus the configuration costs of the circuit and the area of the chip may be lowered.
FIG. 2 is a circuit diagram showing one example of the front end module according to the embodiment of the present invention.
Referring to FIG. 2, the front end module according to the present embodiment may include an amplification circuit unit 210, a first matching circuit 220-1, a second matching circuit 220-2, a series switch circuit unit 230, and a parallel switch circuit unit 240. The series switch circuit unit 230 may be connected to an antenna ANT to transmit an output signal Sout, which is outputted from the amplification circuit unit 210 in a signal transmission mode, to the antenna ANT.
As described above, the amplification circuit unit 210 may include an amplification device 215 amplifying an input signal Sin, and the amplification device 215 may be configured of a transistor such as a bipolar junction transistor (BJT) or the like. In the case in which the BJT is used as the amplification device 215, the input signal Sin may be applied to a base terminal of the BJT and the output signal Sout may be transmitted through a collector terminal. A power voltage Vcc necessary for an amplification operation is applied to the collector terminal of the BJT.
In the operation of the amplification circuit unit 210, the impedance at the output terminal of the amplification device 215 may be several ohms in order to obtain a relatively maximum power of output. Whereas, since an input impedance of a switch device included in the series switch circuit unit 230 may be several tens of ohms, for example, 50 ohms, matching circuits 220-1 and 220-2 are needed for impedance conversion. Herein, the amount of matching circuits 220-1 and 220-2 may be plural. In the present embodiment, it is assumed that two matching circuits 220-1 and 220-2 are applied, but the present invention is not necessarily limited thereto.
The respective matching circuits 220-1 and 220-2 may include inductors L1 and L2 as inductive elements and capacitors C1 and C2 as capacitive elements, respectively. The matching circuits 220-1 and 220-2 may have low pass filters configured of inductive elements L1 and L2 connected in series to the output signal Sout and capacitive elements C1 and C2 connected in parallel with the output signal Sout. Every time the output signal Sout passes through the respective matching circuits 220-1 and 220-2, the swing width of the output signal Sout may increase due to impedance conversion. In a signal transmission mode in which the series switch circuit unit 230 is turned on and the parallel switch circuit unit 240 is turned off, the output signal Sout having a relatively large swing width may flow into the parallel switch circuit unit 240 as a leakage signal.
Therefore, in the present embodiment, in order to significantly reduce the swing width of the leakage signal flowing into the parallel switch circuit unit 240 in the signal transmission mode, the parallel switch circuit unit 240 is connected to a middle node NM through which the first matching circuit 220-1 and the second matching circuit 220-2 are connected to each other. Since a maximum level and a swing width of the leakage signal flowing into the parallel switch circuit unit 240 is relatively small, the parallel switch circuit unit 240 may be configured of a relatively less number of switch devices, as compared with the series switch circuit unit 230. Referring to FIG. 2, the parallel switch circuit unit 240 may include only three switch devices QP1˜QP3, as compared with the series switch circuit unit 230 including six switch devices QS1˜QS6. This is an example, but the series and parallel switch circuit units 230 and 240 may also be configured of a different number of switch devices from those shown in FIG. 2.
The series switch circuit unit 230 is connected between an end node NE of the second matching circuit 220-2 and the antenna ANT. Also, the series switch circuit unit 230 is configured such that drains and sources of a plurality of switch devices QS1˜QS6 included in the series switch circuit unit 230 are connected to one another, similarly to the parallel switch circuit unit 240 having a stack structure in which drains and sources of MOSFETs are connected to one another. When a turn-on signal is applied to gates of the plurality of switch devices QS1˜QS6 included in the series switch circuit unit 230, the front end module 200 may operate in a signal transmission mode.
The parallel switch circuit unit 240 is connected in parallel with a route through which the output signal Sout of the amplification circuit unit 210 is transmitted to the antenna ANT, and thus operates as a shunt switch. That is, when the series switch circuit unit 230 is turned on in the signal transmission mode, the parallel switch circuit unit 240 is turned off, and thus only the output signal Sout of the amplification circuit unit 210 is certainly transmitted to the antenna ANT. In particularly, assuming that a plurality of amplification circuit units 210 are connected to one antenna ANT in a mobile terminal device using a plurality of communication modes, the parallel switch circuit units 240 is selectively turned on or turned off depending on the respective communication modes, thereby significantly reducing interference between the communication modes.
FIG. 3 is a circuit diagram for explaining an operation method of the front end module according to the embodiment of the present invention.
Referring to FIG. 3, in the present embodiment, it is assumed that a front end module 200 operates in a signal transmission mode. The amplification circuit unit 210 includes a BJT as the amplification device 215. An input signal Sin is applied to a base terminal of the BJT to output an output signal Sout through a collector terminal thereof.
A plurality of matching circuits 220-1 and 220-2 are connected to an output terminal of the amplification circuit unit 210. The first matching circuit 220-1 and the second matching circuit 220-2 may include a low pass filter structure having inductive elements, inductors L1 and L2 and capacitive elements, capacitors C1 and C2, respectively. A parallel switch circuit unit 240 may be connected between a middle node NM, through which the first matching circuit 220-1 and the second matching circuit 220-2 are connected to each other, and a ground terminal, and a series switch circuit unit 230 may be connected between an end node NE of the plurality of matching circuits 220-1 and 220-2 and an antenna ANT.
In the case of operation in a signal transmission mode, a plurality of switch devices QS1˜QS6 included in the series switch circuit unit 230 are all turned on. Therefore, an RF signal 250 is transmitted to the antenna ANT through the series switch circuit unit 230. Here, since the switch devices QS1˜QS6 included in the series switch circuit unit 230 are turned on, little voltage is applied to drain-source terminals of a MOSFET applied as each of the switch devices QS1˜QS6. Therefore, linearity does not matter in the switch devices QS1˜QS6 included in the series switch circuit unit 230.
Whereas, switch devices QP1˜QP3 included in the parallel switch circuit unit 240 are all turned off in a signal transmission mode. However, a portion of the RF signal passing through the first matching circuit 220-1 flows into the parallel switch circuit unit 240, as a leakage signal 260, and the leakage signal 260 generates a predetermined voltage between drain and source terminals of the turned-off switch devices QP1˜QP3. Here, in the case in which a voltage between the drain and source terminals is higher than a maximum voltage at which one switch device may withstand, the switch device may be broken. Therefore, the parallel switch circuit unit 240 may have a stack structure so that the leakage signal 260 is divisionally applied to several switch devices QP1˜QP3.
In addition, in order to prevent the deterioration of linearity and breakage of switch devices, according to the embodiment of the present invention, the parallel switch circuit unit 240 is connected to a middle node NM between the first matching circuit 220-1 and the second matching circuit 220-2, not to an end node NE between the second matching circuit 220-2 and the series switch circuit unit 230. Therefore, here, a portion of an RF signal having relatively low level and swing width flows into the parallel switch circuit unit 240, as compared with a case in which the parallel switch circuit unit 240 is connected to the end node NE.
Eventually, in the foregoing configuration, the level of the leakage signal 260 flowing into the parallel switch circuit unit 240 may be decreased. Therefore, since the amount of switch devices QP1˜QP3 included in the parallel switch circuit unit 240 is decreased or the parallel switch circuit unit 240 is configured of the switch devices QP1˜QP3 having a relatively low limit voltage, the configuration costs of the entire circuit may be lowered. In addition, in the case in which the amount of switch devices QP1˜QP3 is decreased, the size of the chip may be decreased in the front end module implemented by a single chip.
Like FIG. 2, FIG. 3 also shows that the series switch circuit unit 230 includes six switch devices QS1˜QS6 and the parallel switch circuit unit 240 includes three switch devices QP1˜QP3, but this is provided by way of an example. In addition, the amount of matching circuits 220-1 and 220-2 connected may be greater than two. When an embodiment of the present invention is applied to a circuit configuration different from those of the embodiment shown in FIGS. 2 and 3, any case, in which the parallel switch circuit unit 240 is connected to any one of nodes through which the plurality of matching circuits are connected to one another, may be construed as being included in the embodiment of the present invention.
In addition, regardless of the amount of switch devices included in each of the series switch circuit unit 230 and the parallel switch circuit unit 240, a MOSFET having a relatively low limit voltage may be applied to the switch devices included in the parallel switch circuit unit 240. That is, it will be understood that the amount of switch devices included in the parallel switch circuit unit 240 is not always lower than the amount of switch devices included in the series switch circuit unit 230 when the parallel switch circuit unit 240 is connected to the node between the plurality of matching circuits, but this may relax the restrictions on circuit configuration in designing the front end module. Surely, in the case in which the series switch circuit unit 230 and the parallel switch circuit unit 240 are implemented by MOSFETs having substantially identical or similar characteristics, the amount of switch devices included in the parallel switch circuit unit 240 may be decreased, and thus the chip size may be decreased and the manufacturing costs thereof may be reduced.
As set forth above, according to the embodiments of the present invention, the multistage matching circuit unit is connected to an output node of the amplification circuit unit and the parallel switch circuit unit is connected to a middle node between the multistage matching circuit units. Therefore, when the parallel switch circuit unit connected between the end node of the multistage matching circuit unit and the antenna is turned on, the swing width of the voltage applied to the switch devices included in the parallel switch circuit unit may be reduced, and thus the amount of switch devices included in the parallel switch circuit unit may be decreased, thereby preventing an increase in a size of the chip constituting the front end module and reducing manufacturing costs.
While the present invention has been shown and described in connection with the embodiments, it will be apparent to those skilled in the art that modifications and variations can be made without departing from the spirit and scope of the invention as defined by the appended claims.

Claims (9)

What is claimed is:
1. A front end module, comprising:
an amplification circuit unit amplifying a signal;
a multistage matching circuit unit connected to an output terminal of the amplification circuit unit; and
a switch circuit unit connected to the multistage matching circuit unit,
wherein the switch circuit unit includes a series switch circuit and a parallel switch circuit, and the parallel switch circuit being connected to a node between a plurality of matching circuits included in the multistage matching circuit unit in which a radio frequency (RF) signal has a lower voltage level than a voltage level in an end terminal of the plurality of matching circuits, and
wherein, when the series switch circuit is turned on, the switch circuit unit turns off the parallel switch circuit to transmit the signal amplified by the amplification circuit unit to the output terminal.
2. The front end module of claim 1, wherein the series switch circuit and the parallel switch circuit each include a plurality of switch devices.
3. The front end module of claim 2, wherein the number of switch devices included in the series switch circuit is greater than the number of switch devices included in the parallel switch circuit.
4. The front end module of claim 2, wherein the plurality of switch devices included in the parallel switch circuit are connected to one another to form a stack structure.
5. A front end module, comprising:
an amplification device having an input terminal and an output terminal;
a plurality of matching circuits connected to an output terminal of the amplification device;
a plurality of first switch devices connected in parallel to a node between the plurality of matching circuits in which an RF signal has a lower voltage level than a voltage level in an end terminal of the plurality of matching circuits; and
a plurality of second switch devices connected in series between the end terminal of the plurality of matching circuits and an antenna,
wherein, when the plurality of second switch devices are turned on, the plurality of first switch devices are turned off, and
the number of the plurality of the first switch devices is lower than the number of the plurality of the second switch devices.
6. The front end module of claim 5, wherein the plurality of matching circuits each include at least one capacitive element and at least one inductive element.
7. The front end module of claim 5, wherein the plurality of first switch devices are connected in series between a node between the plurality of matching circuit and a ground terminal, and
wherein the plurality of second switch devices are connected in series between an end node of the plurality of matching circuits and the antenna.
8. The front end module of claim 5, wherein the plurality of first switch devices have a stack structure in which a leakage voltage transmitted to the plurality of first switch devices is significantly reduced, in a signal transmission mode in which the plurality of second switch devices are turned on to transmit an output signal of the amplification device to the antenna.
9. The front end module of claim 5, wherein the plurality of first switch devices and the plurality of second switch devices include a plurality of metal oxide semiconductor field effect transistors (MOSFETs), respectively.
US13/770,884 2012-12-10 2013-02-19 Front end module Expired - Fee Related US9048898B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020120142922A KR101452063B1 (en) 2012-12-10 2012-12-10 Front end module
KR10-2012-0142922 2012-12-10

Publications (2)

Publication Number Publication Date
US20140162579A1 US20140162579A1 (en) 2014-06-12
US9048898B2 true US9048898B2 (en) 2015-06-02

Family

ID=50881437

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/770,884 Expired - Fee Related US9048898B2 (en) 2012-12-10 2013-02-19 Front end module

Country Status (2)

Country Link
US (1) US9048898B2 (en)
KR (1) KR101452063B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9685946B2 (en) * 2015-01-30 2017-06-20 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches
US9831869B2 (en) * 2015-01-30 2017-11-28 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches
US20200014417A1 (en) * 2004-06-23 2020-01-09 Psemi Corporation Integrated RF Front End with Stacked Transistor Switch

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105337581B (en) * 2015-05-21 2018-12-04 络达科技股份有限公司 A method of improving power amplification circuit stability
JP7002340B2 (en) * 2018-01-12 2022-01-20 株式会社ヨコオ In-vehicle antenna device

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5159297A (en) * 1990-05-31 1992-10-27 Fujitsu Limited Switching circuit having constant impedance regardless switching operation thereof
US5477184A (en) * 1992-04-15 1995-12-19 Sanyo Electric Co., Ltd. Fet switching circuit for switching between a high power transmitting signal and a lower power receiving signal
KR20040062711A (en) 2003-01-03 2004-07-09 주식회사 웨이브아이씨스 High Efficiency Power Amplification Apparatus with Multiple Power Mode
US20050099227A1 (en) 2003-01-03 2005-05-12 Wavics Inc. High Efficiency Power Amplifier
US20060194567A1 (en) * 2001-10-10 2006-08-31 Kelly Dylan J Symmetrically and asymmetrically stacked transistor grouping RF switch
US20070018758A1 (en) * 2003-03-14 2007-01-25 Ntt Docomo Inc. Matching circuit
US20070024389A1 (en) * 2005-07-29 2007-02-01 Nec Electronics Corporation Switch circuit
US20070218844A1 (en) * 2006-03-17 2007-09-20 Alanen Marko J Transmitter, power amplifier and filtering method
KR100763994B1 (en) 2006-12-08 2007-10-08 한국전자통신연구원 Antenna block configuration for multi-bandwidth service and transceiver thereof
US20080150630A1 (en) * 2006-12-20 2008-06-26 Ntt Docomo, Inc. Matching circuit and dual-band power amplifier
US20080278260A1 (en) * 2007-05-10 2008-11-13 Ntt Docomo, Inc Matching circuit
US7511592B2 (en) * 2005-09-30 2009-03-31 Fujitsu Limited Switch circuit and integrated circuit
US20100194487A1 (en) 2009-01-30 2010-08-05 Ntt Docomo, Inc. Multiband matching circuit and multiband power amplifier
US20110316636A1 (en) * 2009-08-19 2011-12-29 Qualcomm Incorporated Digital tunable inter-stage matching circuit
US20120252384A1 (en) * 2004-06-23 2012-10-04 Burgener Mark L Integrated RF Front End with Stacked Transistor Switch
US8536636B2 (en) * 2007-04-26 2013-09-17 Peregrine Semiconductor Corporation Tuning capacitance to enhance FET stack voltage withstand
US8583111B2 (en) * 2001-10-10 2013-11-12 Peregrine Semiconductor Corporation Switch circuit and method of switching radio frequency signals
US20140104132A1 (en) * 2012-10-12 2014-04-17 Infineon Technologies Ag Impedance Matching Network with Improved Quality Factor and Method for Matching an Impedance

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050245201A1 (en) * 2004-04-30 2005-11-03 Nokia Corporation Front-end topology for multiband multimode communication engines
US8149050B2 (en) * 2009-11-13 2012-04-03 Qualcomm, Incorporated Cascaded amplifiers with transformer-based bypass mode

Patent Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5159297A (en) * 1990-05-31 1992-10-27 Fujitsu Limited Switching circuit having constant impedance regardless switching operation thereof
US5477184A (en) * 1992-04-15 1995-12-19 Sanyo Electric Co., Ltd. Fet switching circuit for switching between a high power transmitting signal and a lower power receiving signal
US20060194567A1 (en) * 2001-10-10 2006-08-31 Kelly Dylan J Symmetrically and asymmetrically stacked transistor grouping RF switch
US8583111B2 (en) * 2001-10-10 2013-11-12 Peregrine Semiconductor Corporation Switch circuit and method of switching radio frequency signals
KR20040062711A (en) 2003-01-03 2004-07-09 주식회사 웨이브아이씨스 High Efficiency Power Amplification Apparatus with Multiple Power Mode
US20050099227A1 (en) 2003-01-03 2005-05-12 Wavics Inc. High Efficiency Power Amplifier
US20070018758A1 (en) * 2003-03-14 2007-01-25 Ntt Docomo Inc. Matching circuit
US20120252384A1 (en) * 2004-06-23 2012-10-04 Burgener Mark L Integrated RF Front End with Stacked Transistor Switch
US8559907B2 (en) * 2004-06-23 2013-10-15 Peregrine Semiconductor Corporation Integrated RF front end with stacked transistor switch
US20070024389A1 (en) * 2005-07-29 2007-02-01 Nec Electronics Corporation Switch circuit
US7511592B2 (en) * 2005-09-30 2009-03-31 Fujitsu Limited Switch circuit and integrated circuit
KR20080104380A (en) 2006-03-17 2008-12-02 노키아 코포레이션 Transmitter, power amplifier and filtering method
US20070218844A1 (en) * 2006-03-17 2007-09-20 Alanen Marko J Transmitter, power amplifier and filtering method
US20080136729A1 (en) * 2006-12-08 2008-06-12 Electronics And Telecommunications Research Institute Antenna matching device and transceiver having the same
KR100763994B1 (en) 2006-12-08 2007-10-08 한국전자통신연구원 Antenna block configuration for multi-bandwidth service and transceiver thereof
US20080150630A1 (en) * 2006-12-20 2008-06-26 Ntt Docomo, Inc. Matching circuit and dual-band power amplifier
US8536636B2 (en) * 2007-04-26 2013-09-17 Peregrine Semiconductor Corporation Tuning capacitance to enhance FET stack voltage withstand
US20080278260A1 (en) * 2007-05-10 2008-11-13 Ntt Docomo, Inc Matching circuit
KR20100088534A (en) 2009-01-30 2010-08-09 가부시키가이샤 엔.티.티.도코모 Multiband matching circuit and multiband power amplifier
US20100194487A1 (en) 2009-01-30 2010-08-05 Ntt Docomo, Inc. Multiband matching circuit and multiband power amplifier
US20110316636A1 (en) * 2009-08-19 2011-12-29 Qualcomm Incorporated Digital tunable inter-stage matching circuit
US20140104132A1 (en) * 2012-10-12 2014-04-17 Infineon Technologies Ag Impedance Matching Network with Improved Quality Factor and Method for Matching an Impedance

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Notice of Office Action Korean Patent Application No. 10-2012-0142922 dated Jan. 23, 2014 with English translation.

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20200014417A1 (en) * 2004-06-23 2020-01-09 Psemi Corporation Integrated RF Front End with Stacked Transistor Switch
US10715200B2 (en) * 2004-06-23 2020-07-14 Psemi Corporation Integrated RF front end with stacked transistor switch
US11070244B2 (en) 2004-06-23 2021-07-20 Psemi Corporation Integrated RF front end with stacked transistor switch
US11588513B2 (en) 2004-06-23 2023-02-21 Psemi Corporation Integrated RF front end with stacked transistor switch
US9685946B2 (en) * 2015-01-30 2017-06-20 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches
US9831869B2 (en) * 2015-01-30 2017-11-28 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches
US9900004B2 (en) 2015-01-30 2018-02-20 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches

Also Published As

Publication number Publication date
US20140162579A1 (en) 2014-06-12
KR101452063B1 (en) 2014-10-16
KR20140074682A (en) 2014-06-18

Similar Documents

Publication Publication Date Title
US9680463B2 (en) System and method for a radio frequency switch
CN105049012B (en) For the system and method for RF IC
US9293797B2 (en) RF switch with transformer and switching method thereof
US8288895B2 (en) High-power tunable capacitor
US9048898B2 (en) Front end module
JP5900756B2 (en) Power amplification module
US10778211B2 (en) Switching circuit and semiconductor module
US10594273B2 (en) Power amplifier module
US20100225378A1 (en) Radio frequency switching circuit and semiconductor device
JP2011015242A (en) Radio frequency power amplifier
CN104158524A (en) System and Method for a Switchable Capacitance
CN105099371A (en) Systems, circuits and methods related to low power efficiency improvement in multi-mode multi-band power amplifiers
KR101901694B1 (en) Radio frequency switch
US9143185B2 (en) Transmit-receive switching circuit and wireless device
US10756727B2 (en) Switching circuit and high-frequency module
KR20110060735A (en) Power amplifier for multi band operation with high frequency transformer
CN111416584A (en) High-frequency amplifier circuit and semiconductor device
US11750239B2 (en) Front-end module providing enhanced switching speed
KR20140086487A (en) Radio frequency switch circuit
KR101483739B1 (en) Multi-band class E power amplifiers
JP2006270630A (en) Switching circuit device
JP2006005811A (en) High frequency integrated circuit
JP2012186757A (en) Switch circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRO-MECHANICS CO., LTD., KOREA, REPUBL

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAN, MYEONG WOO;KIM, YOUN SUK;IIZUKA, SHINICHI;AND OTHERS;SIGNING DATES FROM 20130124 TO 20130129;REEL/FRAME:029834/0232

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20230602