US9025395B2 - Data transmission circuit - Google Patents

Data transmission circuit Download PDF

Info

Publication number
US9025395B2
US9025395B2 US13/359,997 US201213359997A US9025395B2 US 9025395 B2 US9025395 B2 US 9025395B2 US 201213359997 A US201213359997 A US 201213359997A US 9025395 B2 US9025395 B2 US 9025395B2
Authority
US
United States
Prior art keywords
signal
drive
enable signal
global line
enabled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US13/359,997
Other versions
US20120218832A1 (en
Inventor
Sang Kwon Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, SANG KWON
Publication of US20120218832A1 publication Critical patent/US20120218832A1/en
Application granted granted Critical
Publication of US9025395B2 publication Critical patent/US9025395B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1096—Write circuits, e.g. I/O line write drivers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1069—I/O lines read out arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1087—Data input latches

Definitions

  • semiconductor memory devices used for storing information have been gradually reduced in price and size but increased in capacity. Furthermore, as demand for energy efficiency also increases, semiconductor memory devices have been developed to suppress unnecessary current consumption.
  • DRAM requires a driver which drives a global input/output line to transmit data to the global input/output line during the read operation, and a driver which drives the global input/output line to transmit data inputted through a DQ pad to the global input/output line during the write operation.
  • the drivers included in DRAM are implemented with MOS transistors.
  • the MOS transistors are driven by a driving voltage VDDL that has a lower level than a power supply voltage VDD, in order to reduce current consumption during the read or write operation. Since such MOS transistors use the low-level driving voltage VDDL, MOS transistors that have a low threshold voltage are used.
  • MOS transistors that have a low threshold voltage have a large amount of channel leakage current in a region where the read or write operation is excluded, a standby current increases. As a result, current consumption inevitably increases.
  • An embodiment of the present invention relates to a data transmission circuit capable of reducing current consumption by blocking the supply of a driving voltage having a lower level than a power supply voltage when a read or write operation is not performed.
  • a data transmission circuit includes: a driving voltage generation unit configured to generate a driving voltage having a lower level than an external driving voltage; a switch unit configured to transmit the driving voltage when any one of a write enable signal and a read enable signal is enabled; and a data transmission unit configured to be driven by receiving the driving voltage, transmit a signal of a DQ pad as data in response to the write enable signal, and transmit the data to the DQ pad in response to the read enable signal.
  • a data transmission circuit includes: a data transmission unit configured to be driven by receiving a driving voltage, transmit a signal of a DQ pad as data in response to a write enable signal, and transmit the data to the DQ pad in response to a read enable signal, wherein the driving voltage has a lower level than an external voltage, and the driving voltage is transmitted when any one of the write enable signal and the read enable signal is enabled.
  • FIG. 1 is a block diagram of a data transmission circuit in accordance with an embodiment of the present invention
  • FIG. 2 is a block diagram of a data transmission unit illustrated in FIG. 1 ;
  • FIG. 3 is a circuit diagram of a write driver illustrated in FIG. 2 ;
  • FIG. 4 shows input/output waveforms of a first driver illustrated in FIG. 3 ;
  • FIG. 5 is a circuit diagram of a pre-driver illustrated in FIG. 2 .
  • the switch unit 20 includes a switch signal generation section NR 30 and a switch element P 20 .
  • the switch signal generation section NR 30 is configured to receive a write enable signal WT_EN and a read enable signal RD_EN and perform a NOR operation on the received signals to generate a switch signal SW.
  • the switch element P 20 is configured to transmit the driving voltage VDDL in response to the switch signal SW.
  • the first driver 3112 is configured to receive the first and second driving signals DRV 1 and DRV 2 and drive a node nd 312 to the level of the power supply voltage VDD and the ground voltage VSS to generate preliminary data PRE_DATA.
  • the first output section 3113 is configured to receive the preliminary data PRE_DATA in response to the write enable signal WT_EN, and drive the data DATA to the level of the power supply voltage VDD or the ground voltage VSS.
  • the first driver 3112 receives the first and second driving signals DRV 1 and DRV 2 and drives the node nd 312 to control a duty rate of the preliminary data PRE_DATA.
  • the second transmission section 32 includes a first repeater 320 , a second repeater 321 , and a second latch 322 .
  • the first repeater 320 is configured to receive the signal of the first global line GIO 1 and drive the second global line GIO 2 to the level of the driving voltage VDDL or the ground voltage VSS, when the read enable signal RD_EN is enabled.
  • the second repeater 321 is configured to receive a signal of the second global line GIO 2 and drive the first global line GIO 1 to the level of the driving voltage VDDL or the ground voltage VSS, when the write enable signal WT_EN is enabled.
  • the second latch 322 is configured to latch the signal of the second global line GIO 2 .
  • the pre-driver 330 includes a second level shifter 3330 , a second driving controller 3331 , a second driver 3332 , a transmission gate T 330 , and a second output section 3333 .
  • the second level shifter 3330 is configured to receive the signal of the second global line GIO 2 and drive nodes nd 330 and nd 331 to drive third and fourth driving signals DRV 3 and DRV 4 to the level of the power supply voltage VDD or the ground voltage VSS.
  • the second driving controller 3331 is configured to control the drive of the second level shifter 3330 in response to the read enable signal RD_EN.
  • the second driver 3332 is configured to receive the third and fourth driving signals DRV 3 and DRV 4 and drive a node nd 332 to the level of the power supply voltage VDD or the ground voltage VSS to generate a preliminary up-down signal PRE_UD.
  • the transmission gate T 330 is configured to transmit the preliminary up-down signal PRE_UD in response to an external clock signal CLK.
  • the second output section 3333 is configured to receive the preliminary up-down signal PRE_UD and in response to the read enable signal RD_EN, drive the pull-up and pull-down signals PU and PD to the level of the power supply voltage VDD or the ground voltage VSS.
  • the second driver 3332 performs the same operation as the above-described first driver 3112 , receives the third and fourth driving signals DRV 3 and DRV 4 , and drives the node nd 332 to control the duty rate of the preliminary up-down signal PRE_UD.
  • FIGS. 1 to 5 the operation of the data transmission circuit in accordance with an embodiment of the present invention will be described.
  • the following descriptions will focus on a read operation, in particular, a case in which the logic level of data is a logic high level.
  • the switch signal generation section NR 20 of the switch unit 20 receives a read enable signal RD_EN enabled to a logic high level and a write enable signal WT_EN disabled to a logic low level, and outputs a low-level switch signal SW, and the switch element P 20 is turned on in response to the switch signal SW, and supplies the driving voltage VDDL to the data transmission unit 30 .
  • the first repeater 320 of the second transmission section 32 receives the signal of the first global line GIO 1 having the level of the driving voltage VDDL and drives the second global line GIO 2 to the level of the ground voltage VSS.
  • the second repeater 321 is not driven in response to the low-level write enable signal.
  • the second latch 322 latches the signal of the second global line GIO 2 .
  • the transistor P 330 is turned on in response to the signal of the node nd 331 , and the transistor P 332 which is turned on in response to the signal of the global line GIO 2 such that the node nd 330 is driven to the level of the power supply voltage VDD to generate the third driving signal DRV 3 .
  • the second driver 3332 drives the node nd 332 to the level of the power supply voltage VDD to drive the preliminary up-down signal PRE_UD to the level of the ground voltage VSS, in response to the third and fourth driving signals DRV 3 and DRV 4 , and the transmission gate T 330 transmits the preliminary up-down signal PRE_UD in response to the external clock signal CLK.
  • the second output section 3333 drives the pull-up and pull-down signals PU and PD to the level of the power supply voltage VDD in response to the high-level read enable signal RD_EN.

Abstract

A data transmission circuit includes: a driving voltage generation unit configured to generate a driving voltage having a lower level than an external driving voltage; a switch unit configured to transmit the driving voltage when any one of a write enable signal and a read enable signal is enabled; and a data transmission unit configured to be driven by receiving the driving voltage, transmit a signal of a DQ pad as data in response to the write enable signal, and transmit the data to the DQ pad in response to the read enable signal.

Description

CROSS-REFERENCES TO RELATED APPLICATIONS
The present application claims priority under 35 U.S.C 119(a) to Korean Application No. 10-2011-0018169, filed on Feb. 28, 2011 in the Korean intellectual property Office, which is incorporated by reference herein in its entirety as set forth in full.
BACKGROUND
With the technology advancements in the fields of computer systems and electronic communications, semiconductor memory devices used for storing information have been gradually reduced in price and size but increased in capacity. Furthermore, as demand for energy efficiency also increases, semiconductor memory devices have been developed to suppress unnecessary current consumption.
Meanwhile, a variety of drivers should be provided to perform a read or write operation in DRAM. For example, DRAM requires a driver which drives a global input/output line to transmit data to the global input/output line during the read operation, and a driver which drives the global input/output line to transmit data inputted through a DQ pad to the global input/output line during the write operation.
In general, the drivers included in DRAM are implemented with MOS transistors. The MOS transistors are driven by a driving voltage VDDL that has a lower level than a power supply voltage VDD, in order to reduce current consumption during the read or write operation. Since such MOS transistors use the low-level driving voltage VDDL, MOS transistors that have a low threshold voltage are used.
However, since MOS transistors that have a low threshold voltage have a large amount of channel leakage current in a region where the read or write operation is excluded, a standby current increases. As a result, current consumption inevitably increases.
SUMMARY
An embodiment of the present invention relates to a data transmission circuit capable of reducing current consumption by blocking the supply of a driving voltage having a lower level than a power supply voltage when a read or write operation is not performed.
In one embodiment, a data transmission circuit includes: a driving voltage generation unit configured to generate a driving voltage having a lower level than an external driving voltage; a switch unit configured to transmit the driving voltage when any one of a write enable signal and a read enable signal is enabled; and a data transmission unit configured to be driven by receiving the driving voltage, transmit a signal of a DQ pad as data in response to the write enable signal, and transmit the data to the DQ pad in response to the read enable signal.
In another embodiment, a data transmission circuit includes: a data transmission unit configured to be driven by receiving a driving voltage, transmit a signal of a DQ pad as data in response to a write enable signal, and transmit the data to the DQ pad in response to a read enable signal, wherein the driving voltage has a lower level than an external voltage, and the driving voltage is transmitted when any one of the write enable signal and the read enable signal is enabled.
BRIEF DESCRIPTION OF THE DRAWINGS
The above and other aspects, features and other advantages will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
FIG. 1 is a block diagram of a data transmission circuit in accordance with an embodiment of the present invention;
FIG. 2 is a block diagram of a data transmission unit illustrated in FIG. 1;
FIG. 3 is a circuit diagram of a write driver illustrated in FIG. 2;
FIG. 4 shows input/output waveforms of a first driver illustrated in FIG. 3; and
FIG. 5 is a circuit diagram of a pre-driver illustrated in FIG. 2.
 DESCRIPTION OF SPECIFIC EMBODIMENTS
Hereinafter, embodiments of the present invention will be described with reference to accompanying drawings. However, the embodiments are for illustrative purposes only and are not intended to limit the scope of the invention.
FIG. 1 is a block diagram of a data transmission circuit in accordance with an embodiment of the present invention.
Referring to FIG. 1, the data transmission circuit according to the described embodiments includes a driving voltage generation unit 10, a switch unit 20, a data transmission unit 30, and a DQ pad 40.
The driving voltage generation unit 10 is configured to generate a driving voltage VDDL having a lower level than a power supply voltage VDD.
The switch unit 20 includes a switch signal generation section NR30 and a switch element P20. The switch signal generation section NR30 is configured to receive a write enable signal WT_EN and a read enable signal RD_EN and perform a NOR operation on the received signals to generate a switch signal SW. The switch element P20 is configured to transmit the driving voltage VDDL in response to the switch signal SW.
More specifically, the switch unit 20 is configured to supply the driving voltage VDDL to the data transmission unit 30 when any one of the write enable signal WT_EN and the read enable signal RD_EN is enabled, and block a supply of the driving voltage VDDL when both of the write enable signal WT_EN and the read enable signal RD_EN are disabled. Here, the write enable signal WT_EN includes a signal which is enabled during a write operation, and the read enable signal RD_EN includes a signal which is enabled during a read operation.
Referring to FIG. 2, the data transmission unit 30 includes a first transmission section 31, a second transmission section 32, and a third transmission section 33.
The first transmission section 31 includes a global driver 310, a write driver 311, and a first latch 312. The global driver 310 is configured to receive data DATA and drive a global line GIO1 to the level of the driving voltage VDDL, when the read enable signal RD_EN is enabled. The write driver 311 is configured to receive a signal of the first global line GIO1 and drive the data DATA to the level of the power supply voltage VDD, when the write enable signal WT_EN is enabled. The first latch 312 is configured to latch the signal of the first global line GIO1.
More specifically, referring to FIG. 3, the write driver 311 includes a first level shifter 3110, a first driving controller 3111, a first driver 3112, and a first output section 3113. The first level shifter 3110 is configured to receive the signal of the first global line GIO1 and drive nodes nd310 and nd311 to drive first and second driving signals DRV1 and DRV2 to the level of the power supply voltage VDD or a ground voltage VSS. The first driving controller 3111 is configured to control a drive of the first level shifter 3110 in response to the write enable signal WT_EN. The first driver 3112 is configured to receive the first and second driving signals DRV1 and DRV2 and drive a node nd312 to the level of the power supply voltage VDD and the ground voltage VSS to generate preliminary data PRE_DATA. The first output section 3113 is configured to receive the preliminary data PRE_DATA in response to the write enable signal WT_EN, and drive the data DATA to the level of the power supply voltage VDD or the ground voltage VSS. Here, transistors N310, N311, N312, and P314 of the first level shifter 3110 may include transistors having a low threshold voltage, and transistors P310, P311, P312, and P313 may have a higher threshold voltage than the transistors N310, N311, N312, and P314.
The first driver 3112 receives the first and second driving signals DRV1 and DRV2 and drives the node nd312 to control a duty rate of the preliminary data PRE_DATA.
Referring to FIG. 4, a method for controlling the duty rate of the preliminary data PRE_DATA generated by the first driver 3112 will be described. In the following descriptions, a case in which a signal of the first global line GIO1 changes from a logic high level to a logic low level will be taken as an example.
When the signal of the first global line GIO1 changes from a logic low level to a logic high level, a low level period of the first driving signal DRV1 becomes larger than a high level period thereof. In this case, the duty rate is 42.2%. Furthermore, a low level period of the second driving signal DRV2 becomes larger than a high level period thereof. In this case, the duty rate is 44.9%. An inverted signal DRV1B of the first driving signal DRV1 is generated at a duty rate of 57.9%. Therefore, the signal of the node nd312 changes to a logic high level at a time point where the inverted signal DRV1B is generated at a logic low level, and changes to a logic low level at a time point where the inverted signal DRV1B and the second driving signal DRV2 are generated at a logic high level. Accordingly, the duty rate of the node nd312 corresponds to 48.5%. Here, the duty rate indicates a percentage of one period of a signal that a logic high level occupies.
Returning now to FIG. 2, the second transmission section 32 includes a first repeater 320, a second repeater 321, and a second latch 322. The first repeater 320 is configured to receive the signal of the first global line GIO1 and drive the second global line GIO2 to the level of the driving voltage VDDL or the ground voltage VSS, when the read enable signal RD_EN is enabled. The second repeater 321 is configured to receive a signal of the second global line GIO2 and drive the first global line GIO1 to the level of the driving voltage VDDL or the ground voltage VSS, when the write enable signal WT_EN is enabled. The second latch 322 is configured to latch the signal of the second global line GIO2.
The third transmission section 33 includes a pre-driver 330, an output driver 331, an input buffer 332, and an input driver 333. The pre-driver 330 is configured to receive the signal of the second global line GIO2 and pull-up and pull-down drive signals PU and PD to the level of the power supply voltage VDD or the ground voltage VSS, when the read enable signal RD_EN is enabled. The output driver 331 is configured to drive a DQ pad 40 to the level of the power supply voltage VDD or the ground voltage VSS in response to the pull-up and pull-down signals PU and PD. The input buffer 332 is configured to receive a signal of the DQ pad 40 and drive input data DIN to the level of the power supply voltage VDD or the ground voltage VSS, when the write enable signal WT_EN is enabled. The input driver 333 is configured to receive the input data DIN and drive the second global line GIO2 to the level of the driving voltage VDDL or the ground voltage VSS.
More specifically, referring to FIG. 5, the pre-driver 330 includes a second level shifter 3330, a second driving controller 3331, a second driver 3332, a transmission gate T330, and a second output section 3333. The second level shifter 3330 is configured to receive the signal of the second global line GIO2 and drive nodes nd330 and nd331 to drive third and fourth driving signals DRV3 and DRV4 to the level of the power supply voltage VDD or the ground voltage VSS. The second driving controller 3331 is configured to control the drive of the second level shifter 3330 in response to the read enable signal RD_EN. The second driver 3332 is configured to receive the third and fourth driving signals DRV3 and DRV4 and drive a node nd332 to the level of the power supply voltage VDD or the ground voltage VSS to generate a preliminary up-down signal PRE_UD. The transmission gate T330 is configured to transmit the preliminary up-down signal PRE_UD in response to an external clock signal CLK. The second output section 3333 is configured to receive the preliminary up-down signal PRE_UD and in response to the read enable signal RD_EN, drive the pull-up and pull-down signals PU and PD to the level of the power supply voltage VDD or the ground voltage VSS. Here, transistors N330, N331, N332, and P334 may include transistors having a low threshold voltage, and transistors P330, P331, P332, and P333 may have a higher threshold voltage than the transistors N330, N331, N332, and P334.
Furthermore, the second driver 3332 performs the same operation as the above-described first driver 3112, receives the third and fourth driving signals DRV3 and DRV4, and drives the node nd332 to control the duty rate of the preliminary up-down signal PRE_UD.
Referring to FIGS. 1 to 5, the operation of the data transmission circuit in accordance with an embodiment of the present invention will be described. The following descriptions will focus on a read operation, in particular, a case in which the logic level of data is a logic high level.
The driving voltage generation unit 10 generates a driving voltage VDDL having a lower level than the power supply voltage VDD.
During a read operation, the switch signal generation section NR20 of the switch unit 20 receives a read enable signal RD_EN enabled to a logic high level and a write enable signal WT_EN disabled to a logic low level, and outputs a low-level switch signal SW, and the switch element P20 is turned on in response to the switch signal SW, and supplies the driving voltage VDDL to the data transmission unit 30.
The global driver 310 of the first transmission section 31 receives high-level data DATA and drives the first global line GIO1 to the level of the driving voltage VDDL, and the write driver 311 is not driven in response to the low-level write enable signal WT_EN. More specifically, the first driving controller 3111 included in the write driver 311 turns off the transistors N310 and N311 of the first level shifter 3110 in response to the low-level write enable signal WT_EN such that the first level shifter 3110 is not driven. Furthermore, the first latch 312 latches the signal of the first global line GIO1.
The first repeater 320 of the second transmission section 32 receives the signal of the first global line GIO1 having the level of the driving voltage VDDL and drives the second global line GIO2 to the level of the ground voltage VSS. The second repeater 321 is not driven in response to the low-level write enable signal. Furthermore, the second latch 322 latches the signal of the second global line GIO2.
The pre-driver 330 of the third transmission section 33 receives the signal of the global line GIO2 having the level of the ground voltage VSS, and drives the pull-up and pull-down signals PU and PD to the level of the power supply voltage VDD. More specifically, the second level shifter 3330 included in the pre-driver 330 receives the signal of the second global line GIO2 having the level of the ground voltage VSS and turns on the transistor N331 such that the node nd331 is driven to the level of the ground voltage VSS to generate the fourth driving signal DRV4 at the level of the ground voltage VSS. Furthermore, the transistor P330 is turned on in response to the signal of the node nd331, and the transistor P332 which is turned on in response to the signal of the global line GIO2 such that the node nd330 is driven to the level of the power supply voltage VDD to generate the third driving signal DRV3. The second driver 3332 drives the node nd332 to the level of the power supply voltage VDD to drive the preliminary up-down signal PRE_UD to the level of the ground voltage VSS, in response to the third and fourth driving signals DRV3 and DRV4, and the transmission gate T330 transmits the preliminary up-down signal PRE_UD in response to the external clock signal CLK. The second output section 3333 drives the pull-up and pull-down signals PU and PD to the level of the power supply voltage VDD in response to the high-level read enable signal RD_EN.
The output driver 331 drives the DQ pad 40 to the level of the power supply voltage VDD and output high-level data, in response to the pull-up and pull-down signals PU and PD.
The input buffer 332 is not driven in response to the low-level write enable signal WT_EN, and the input driver 333 is not driven in response to the low-level write enable signal WT_EN.
Such a data transmission circuit is driven by a driving voltage having a lower level than a power supply voltage during a read or write operation, and the supply of the driving voltage is blocked when a read or write operation is not performed. Therefore, it is possible to reduce current consumption.
Embodiments of the present invention have been disclosed above for illustrative purposes. Those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.

Claims (18)

What is claimed is:
1. A data transmission circuit comprising:
a driving voltage generation unit configured to generate a driving voltage having a lower level than an external driving voltage;
a switch unit configured to transmit the driving voltage when any one of a write enable signal and a read enable signal is enabled;
a first transmission section configured to receive a data to drive a first global line to the driving voltage level, when the read enable signal is enabled, and receive a signal of the first global line to drive the data to a power supply voltage level, when the write enable signal is enabled;
a second transmission section configured to receive the signal of the first global line to drive a second global line to the driving voltage level, when the read enable signal is enabled, and receive a signal of the second global line to drive the first global line to the driving voltage level, when the write enable signal is enabled; and
a third transmission section configured to receive the signal of the second global line to drive a DQ pad to the power supply voltage level, when the read enabled signal is enabled, and receive the DQ pad signal to drive the second global line to the driving voltage level, when the write enable signal is enabled.
2. The data transmission circuit of claim 1, wherein the write enable signal comprises a signal which is enabled during a write operation, and the read enable signal comprises a signal which is enabled during a read operation.
3. The data transmission circuit of claim 1, wherein the switch unit comprises:
a switch signal generation section configured to perform a logical operation on the write enable signal and the read enable signal and generate a switch signal; and
a switch element configured to transmit the driving voltage in response to the switch signal.
4. The data transmission circuit of claim 3, wherein the switch signal is enabled when the write enable signal is enabled.
5. The data transmission circuit of claim 4, wherein the switch signal is enabled when the read enable signal is enabled.
6. The data transmission circuit of claim 5, wherein the switch signal is disabled when the write enable signal and the read enable signal are disabled.
7. The data transmission circuit of claim 1, wherein the first transmission section comprises:
a global driver configured to receive the data and drive the first global line to the driving voltage level; and
a write driver configured to receive the signal of the first global line and drive the data to the power supply voltage level.
8. The data transmission circuit of claim 7, wherein the first transmission section further comprises a first latch configured to latch the signal of the first global line.
9. The data transmission circuit of claim 7, wherein the write driver comprises:
a first level shifter configured to drive a node to the power supply voltage level in response to the signal of the first global line and generate first and second driving signals;
a first driving controller configured to control the drive of the first level shifter in response to the write enable signal;
a first driver configured to drive a node to the power supply voltage level in response to the first and second driving signals and generate preliminary data; and
a first output section configured to be driven in response to the write enable signal and drive the data to the power supply voltage level according to a logic level of the preliminary data.
10. The data transmission circuit of claim 1, wherein the second transmission section comprises:
a first repeater configured to receive the signal of the first global line and drive the second global line to the driving voltage level; and
a second repeater configured to receive the signal of the second global line and drive the first global line to the driving voltage level.
11. The data transmission circuit of claim 10, wherein the second transmission section further comprises a second latch configured to latch the signal of the second global line.
12. The data transmission circuit of claim 1, wherein the third transmission section comprises:
a pre-driver configured to drive pull-up and pull-down signals to the power supply voltage level in response to the signal of the second global line, when the read enable signal is enabled;
an output driver configured to drive the DQ pad to output the data in response to the pull-up and pull-down signals;
an input buffer configured to receive the signal of the DQ pad and drive input data to the power supply voltage level, when the write enable signal is enabled; and
an input driver configured to drive the second global line to the driving voltage level, in response to the input data.
13. The data transmission circuit of claim 12, wherein the pre-driver comprises:
a second level shifter configured to drive a node to the power supply voltage level in response to the signal of the second global line and generate third and fourth driving signals;
a second driving controller configured to control the drive of the second level shifter in response to the read enable signal;
a second driver configured to drive a node to the power supply voltage level in response to the third and fourth driving signals and generate a preliminary up-down signal; and
a second output section configured to be drive in response to the read enable signal and generate the pull-up and pull-down signals according to a logic level of the preliminary up-down signal.
14. The data transmission circuit of claim 13, wherein the pre-driver further comprises a transmission gate configured to transmit the preliminary up-down signal in response to an external clock signal.
15. A data transmission circuit comprising:
a first transmission section configured to receive a data to drive a first global line to a driving voltage level, when a read enable signal is enabled, and receive a signal of the first global line to drive the data to a power supply voltage level, when a write enable signal is enabled;
a second transmission section configured to receive the signal of the first global line to drive a second global line to the driving voltage level, when the read enable signal is enabled, and receive a signal of the second global line to drive the first global line to the driving voltage level, when the write enable signal is enabled; and
a third transmission section configured to receive the signal of the second global line to drive a DQ pad to the power supply voltage level, when the read enabled signal is enabled, and receive the DQ pad signal to drive the second global line to the driving voltage level, when the write enable signal is enabled,
wherein the driving voltage has a lower level than an external voltage, and the driving voltage is transmitted when any one of the write enable signal and the read enable signal is enabled.
16. The data transmission circuit of claim 15, wherein the driving voltage is transmitted by a switch unit configured to transmit the driving voltage when one of the write enable signal and read enable signal is enabled, and the write enable signal comprises a signal which is enabled during a write operation, and the read enable signal comprises a signal which is enabled during a read operation.
17. The data transmission circuit of claim 16, wherein the switch unit comprises:
a switch signal generation section configured to perform a logical operation on the write enable signal and the read enable signal and generate a switch signal; and
a switch element configured to transmit the driving voltage in response to the switch signal.
18. The data transmission circuit of claim 15, wherein:
the first transmission section comprises a global driver configured to receive the data and drive the first global line to the driving voltage level, and a write driver configured to receive the signal of the first global line and drive the data to the power supply voltage level;
the second transmission section comprises a first repeater configured to receive the signal of the first global line and drive the second global line to the driving voltage level, and a second repeater configured to receive the signal of the second global line and drive the first global line to the driving voltage level; and
the third transmission section comprises a pre-driver configured to drive pull-up and pull-down signals to the power supply voltage level in response to the signal of the second global line when the read enable signal is enabled, an output driver configured to drive the DQ pad to output the data in response to the pull-up and pull-down signals, an input buffer configured to receive the signal of the DQ pad and drive input data to the power supply voltage level when the write enable signal is enabled, an input driver configured to drive the second global line to the driving voltage level in response to the input data.
US13/359,997 2011-02-28 2012-01-27 Data transmission circuit Active 2033-11-13 US9025395B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2011-0018169 2011-02-28
KR1020110018169A KR20120098303A (en) 2011-02-28 2011-02-28 Data transmission circuit

Publications (2)

Publication Number Publication Date
US20120218832A1 US20120218832A1 (en) 2012-08-30
US9025395B2 true US9025395B2 (en) 2015-05-05

Family

ID=46718911

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/359,997 Active 2033-11-13 US9025395B2 (en) 2011-02-28 2012-01-27 Data transmission circuit

Country Status (2)

Country Link
US (1) US9025395B2 (en)
KR (1) KR20120098303A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10607666B2 (en) 2018-03-23 2020-03-31 SK Hynix Inc. Data transfer device and semiconductor device including the data transfer device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20170043124A (en) * 2015-10-12 2017-04-21 에스케이하이닉스 주식회사 Semiconductor device and semiconductor system

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5901102A (en) * 1995-11-17 1999-05-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device achieving reduction in access time without increase in power consumption
US20040001551A1 (en) * 2002-06-27 2004-01-01 Samsung Electronics Co., Ltd. Data transmission circuit and method for reducing leakage current
US20040170080A1 (en) * 2000-08-31 2004-09-02 Huber Brian W. Voltage regulator and data path for a memory device
US20060002222A1 (en) * 2004-06-30 2006-01-05 Ihl-Ho Lee Input/output circuit
US20100142305A1 (en) * 2008-12-05 2010-06-10 Hynix Semiconductor Inc. Source control circuit and semiconductor memory device using the same
US20120195133A1 (en) * 2011-01-28 2012-08-02 Hynix Semiconductor Inc. Semiconductor memory device having data compression test cicuit

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5901102A (en) * 1995-11-17 1999-05-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device achieving reduction in access time without increase in power consumption
US20040170080A1 (en) * 2000-08-31 2004-09-02 Huber Brian W. Voltage regulator and data path for a memory device
US20040001551A1 (en) * 2002-06-27 2004-01-01 Samsung Electronics Co., Ltd. Data transmission circuit and method for reducing leakage current
US20060002222A1 (en) * 2004-06-30 2006-01-05 Ihl-Ho Lee Input/output circuit
US20100142305A1 (en) * 2008-12-05 2010-06-10 Hynix Semiconductor Inc. Source control circuit and semiconductor memory device using the same
US20120195133A1 (en) * 2011-01-28 2012-08-02 Hynix Semiconductor Inc. Semiconductor memory device having data compression test cicuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10607666B2 (en) 2018-03-23 2020-03-31 SK Hynix Inc. Data transfer device and semiconductor device including the data transfer device

Also Published As

Publication number Publication date
KR20120098303A (en) 2012-09-05
US20120218832A1 (en) 2012-08-30

Similar Documents

Publication Publication Date Title
US10068641B2 (en) Semiconductor storage device
KR20100116253A (en) Input/output circuit and integrated circuit apparatus including the same
JP5209083B2 (en) Semiconductor device
US8283971B2 (en) Internal voltage generation circuit and semiconductor apparatus using the same
US8085614B2 (en) Source control circuit and semiconductor memory device using the same
US8022735B2 (en) Buffer enable signal generating circuit and input circuit using the same
US9025395B2 (en) Data transmission circuit
US8754688B2 (en) Signal output circuit and semiconductor device including the same
US8149642B2 (en) Semiconductor memory device
US8520466B2 (en) Internal command generation circuit
US7636266B2 (en) Semiconductor memory apparatus capable of writing data at high speed
US8649237B2 (en) Power-up signal generation circuit
US20140369150A1 (en) Column decoders
US8390368B2 (en) Internal voltage generating circuit
US20120126874A1 (en) Integrated circuit
US8730748B2 (en) Semiconductor memory apparatus equipped with an error control circuit for preventing coupling noise
US11687114B2 (en) Clock converting circuit with symmetric structure
US20230280782A1 (en) Clock converting circuit with symmetric structure
US8599628B2 (en) Precharge signal generation circuit, semiconductor device including the same, and method for generating precharge signal
KR100935729B1 (en) Sense Amplifier Overdriving Voltage Supply Device
KR20080114216A (en) High voltage switch circuit
KR20130042929A (en) Level shifter
KR20120036434A (en) Level shifter
KR20130032454A (en) Level shifting device
KR20110139929A (en) Level shifter

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, SANG KWON;REEL/FRAME:027608/0934

Effective date: 20120102

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8