US8513760B2 - Image sensor - Google Patents

Image sensor Download PDF

Info

Publication number
US8513760B2
US8513760B2 US13/589,858 US201213589858A US8513760B2 US 8513760 B2 US8513760 B2 US 8513760B2 US 201213589858 A US201213589858 A US 201213589858A US 8513760 B2 US8513760 B2 US 8513760B2
Authority
US
United States
Prior art keywords
photo
photo diode
transfer
select
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US13/589,858
Other versions
US20130154046A1 (en
Inventor
So Eun PARK
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mosaid Technologies Inc
Original Assignee
Dongbu HitekCo Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dongbu HitekCo Ltd filed Critical Dongbu HitekCo Ltd
Assigned to DONGBU HITEK CO., LTD. reassignment DONGBU HITEK CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PARK, SO EUN
Publication of US20130154046A1 publication Critical patent/US20130154046A1/en
Application granted granted Critical
Publication of US8513760B2 publication Critical patent/US8513760B2/en
Assigned to CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. reassignment CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DONGBU ELECTRONICS CO., LTD., DONGBU HITEK CO. LTD.
Assigned to CPPIB CREDIT INVESTMENTS, INC. reassignment CPPIB CREDIT INVESTMENTS, INC. AMENDED AND RESTATED U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) Assignors: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Assigned to CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. reassignment CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: CPPIB CREDIT INVESTMENTS INC.
Assigned to MOSAID TECHNOLOGIES INCORPORATED reassignment MOSAID TECHNOLOGIES INCORPORATED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: CONVERSANT INTELLECTUAL PROPERTY INC.
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/14641Electronic components shared by two or more pixel-elements, e.g. one amplifier shared by two pixel elements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/76Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/77Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/14603Special geometry or disposition of pixel-elements, address-lines or gate-electrodes

Definitions

  • CMOS image sensors are devices that convert optical images into electrical signals.
  • a CMOS image sensor may convert signal electrons generated in response to incident light into a voltage signal. Signal processing may be performed on the voltage signal, thereby reproducing image information.
  • CMOS image sensors may include a plurality of MOS transistors, which may be manufactured using a CMOS formation process. The number of MOS transistors generally corresponds to the number of pixels. The MOS transistors may adopt a switching mode to sequentially detect pixel outputs.
  • CMOS image sensors have a relatively simple drive mode in comparison with a charge coupled device (CCD).
  • CCD charge coupled device
  • CMOS image sensors may be implemented in a variety of scanning modes.
  • a CMOS image sensor may be integrated in a single chip together with a signal processing circuit and may be substantially miniaturized.
  • a CMOS image sensor may be manufactured by a compatible CMOS technique with manufacturing costs and power consumption minimized.
  • a 2S-4T (two shared-four transistors) structure may be applied.
  • the 2S-4T structure is developed in order to reduce the pitch of a pixel and enlarge the aperture ratio of a photo diode.
  • two pixels, each having four transistors may be combined in a unit cell and three transistors may be commonly used by two photo diodes.
  • Example FIG. 1 is a plan view showing a layout of an image sensor with a 2S-4T structure in accordance with the related art.
  • Example FIG. 2 is a plan view exemplarily illustrating an outputting operation of photo charges performed in the image sensor with the 2S-4T structure of FIG. 1 .
  • an image sensor with a 2S-4T structure may include a plurality of unit pixels, each having a photo diode PD (e.g. PD 1 PD 2 , PD 3 , or PD 4 ) for sensing light to generate a photo charge and four transistors (e.g. a transfer transistor Tx, a reset transistor Rx, an amplification transistor Dx, and a select transistor Sx connected to the photo diodes PD).
  • a photo diode PD e.g. PD 1 PD 2 , PD 3 , or PD 4
  • transistors e.g. a transfer transistor Tx, a reset transistor Rx, an amplification transistor Dx, and a select transistor Sx connected to the photo diodes PD.
  • the transfer transistors Tx which are respectively connected to the photo diodes PD 1 to PD 4 , transfer the photo charges generated in the photo diodes PD 1 to PD 4 to their corresponding floating diffusion regions when they are respectively turned-on.
  • a transfer transistor Tx 1 transfers a photo charge generated in a first photo diode PD 1 to a floating diffusion region of the first photo diode PD 1 when it is turned-on.
  • the amplification transistors Dx are connected to the transfer transistors Tx (e.g. Tx 1 or Tx 2 ) to amplify the photo charges stored in the floating diffusion regions, respectively.
  • the reset transistors Rx are respectively connected to a supply voltage line VDDA or VDDB and the floating diffusion regions.
  • the reset transistors Rx are controlled by a reset signal applied to their gates to reset the respective floating diffusion regions.
  • the select transistors Sx are respectively connected to the amplification transistors Dx and are respectively configured to perform a turn-on operation. When the select transistors Sx are turned-on, the photo charges are outputted through output lines (VoutA or VoutB) extending in a column direction.
  • FIG. 2 exemplarily illustrates the output of the photo charges performed by the image sensor.
  • the transfer transistors Tx 1 of a first photo diode PD 1 and a second photo diode PD 2 are commonly connected to a first transfer signal line TxA.
  • the transfer transistors Tx 2 of a third photo diode PD 3 and a fourth photo diode PD 4 are commonly connected to a second transfer signal line TxB.
  • a first select signal may be applied through a first select signal line SxA to the select transistors Sx which is shared by the first photo diode PD 1 and the second photo diode PD 2 .
  • a second select signal may be applied through a second select signal line SxB to the select transistor Sx which is shared by the third photo diode PD 3 and the fourth photo diode PD 4 .
  • the photo charge of the first photo diode PD 1 is outputted through the first output line VoutA.
  • the photo charge of the second photo diode PD 2 is outputted through the second output line VoutB.
  • the photo charge of the third photo diode PD 3 is outputted through the first output line VoutA.
  • the photo charge of the fourth photo diode PD 4 is outputted through the second output line VoutB.
  • FIG. 2 shows an image sensor in which four unit pixels have their respective photo diodes PD 1 to PD 4 . It may be necessary to provide two output lines VoutA and VoutB and two supply voltage lines VDDA and VDDB. Likewise, if the image sensor includes eight photo diodes, then four output lines may be required.
  • these metal lines including the output lines, the supply voltage lines and other metal lines may affect the photo charge outputs from the photo diodes (e.g. sensitivity of the pixels).
  • the metal lines may shield edges of the photo diodes, which may result in a reduction of the aperture ratio of the photo diodes.
  • the metal lines in columns e.g. output lines VoutA and VoutB and supply voltage lines VDDA and VDDB
  • the metal lines in rows e.g. select signal lines SxA and SxB and transfer signal lines TxA and TxB
  • the sensitivity of all pixels may deteriorate.
  • Embodiments relate to an image sensor (e.g. a CMOS (Complementary Metal Oxide Semiconductor) image sensor) with enhanced sensitivity of pixels by securing a sufficient aperture ratio of a photo diode.
  • Embodiments relate to an image sensor with a sufficient aperture ratio by using metal lines affecting the aperture ratio of photo diodes to enhance the sensitivity of small-sized pixels with a pitch of no more than 1.75 ⁇ m.
  • Embodiments relate to an image sensor including at least one of: (a) a plurality of unit pixels, wherein each unit pixel includes a photo diode for sensing external light to generate photo charges; (b) a transfer transistor, connected to the photo diode, configured to store the photo charges generated in the photo diode into a floating diffusion region when being turned-on; (c) an amplification transistor configured to amplify the photo charges stored into the floating diffusion region; (d) a select transistor, connected to the amplification transistor, configured to perform a switching operation; and (e) an output line, extended in a column direction, configured to output the photo charges in accordance with the switching operation of the select transistor.
  • the photo diode is formed to share the output line with its adjacent photo diode in a horizontal direction, so that the photo charges generated in the photo diode and its adjacent photo diode are outputted through the output line.
  • an image sensor includes a supply voltage line, wherein the supply voltage line is shared between a pair of the photo diode and its adjacent photo diodes in a horizontal direction share and another pair of a photo diode and its adjacent photo diode in a horizontal direction.
  • an image sensor includes at least one of: (a) a plurality of eight photo diodes for generating photo charges, each having a transfer transistor, and each pair of two photo diodes having a select transistor shared by the pair; (b) a first select signal line for applying a first select signal to a first select transistor which is commonly used by a pair of fourth and its adjacent eight photo diodes in a vertical direction; (c) a first output line for outputting photo charges of a pair of second and its adjacent sixth photo diodes in a vertical direction when the first select signal is applied through the first select signal line; (d) a second select signal line for applying a second select signal to a second select transistor which is commonly used by a pair of first and its adjacent fifth photo diodes in a vertical direction, wherein photo charges of the first and its adjacent fifth photo diodes are outputted through the first output line; (e) a second output line for outputting photo charges of a pair of third and its adjacent seventh photo diodes in a vertical direction and a
  • the first photo diode outputs the photo charge through the first output line when a first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
  • the second photo diode outputs the photo charge through the first output line when the first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line.
  • the third photo diode outputs the photo charge through the second output line when the first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
  • the fourth photo diode outputs the photo charge through the second output line when the first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line.
  • the fifth photo diode outputs the photo charge through the first output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
  • the sixth photo diode outputs the photo charge through the first output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line.
  • the seventh photo diode outputs the photo charge through the second output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
  • the eighth photo diode outputs the photo charge through the second output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line.
  • the first and its adjacent second photo diodes in a horizontal direction are arranged adjacent in a horizontal direction to the fifth and its adjacent sixth photo diodes in a horizontal direction about the first output line.
  • the third and its adjacent fourth photo diodes in a horizontal direction are arranged adjacent in a vertical direction to the seventh and its adjacent eighth photo diodes in a horizontal direction about the second output line.
  • Example FIG. 1 is a plan view showing a layout of an image sensor with a 2S-4T in accordance with the related art.
  • Example FIG. 2 is a plan view exemplarily illustrating an output operation of photo charges performed in the image sensor of the 2S-4T structure of FIG. 1 , in accordance with the related art.
  • Example FIG. 3 is a plan view showing a layout of an image sensor with a 2S-4T structure, in accordance with embodiments.
  • Example FIG. 4 is a plan view exemplarily illustrating an output operation of photo charges performed in the image sensor of the 2S-4T structure, in accordance with embodiments.
  • Example FIG. 3 is a plan view showing a layout of an image sensor with a 2S-4T structure, in accordance with embodiments.
  • Example FIG. 4 is a plan view exemplarily illustrating an output operation of photo charges performed in the image sensor of the 2S-4T structure, in accordance with embodiments.
  • an example image sensor includes eight unit pixels, each having a photo diode.
  • the number of photo diodes may be varied in different configurations without departing from the scope of the embodiments.
  • an image sensor in accordance with embodiments may include a plurality of unit pixels, each having its respective a photo diodes PD 1 , PD 2 , PD 3 , PD 4 , PD 5 , PD 6 , PD 7 , or PD 8 , for sensing external light to generate a photo charge.
  • the image sensor may further include transfer transistors Tx, reset transistors Rx, amplification transistors Dx, and select transistors Sx connected to the their respective photo diodes PD 1 to PD 8 .
  • the transfer transistors Tx may be connected to their respective photo diodes PD 1 to PD 8 and used to transfer the photo charges generated in the photo diodes PD 1 to PD 8 to floating diffusion regions.
  • a transfer transistor Tx 1 may transfer a photo charge generated in a first photo diode to a floating diffusion region when it is turned-on.
  • the amplification transistors Dx may be connected to their respective transfer transistors Tx 1 or Tx 2 and may be used to amplify the photo charges stored in the floating diffusion regions.
  • the reset transistors Rx may be connected to a supply voltage line VDD and the floating diffusion regions, and may be configured to be reset under the control of a reset signal.
  • the select transistors Sx may be connected to their respective amplification transistors Dx and are configured to perform a turn-on operation, respectively. In embodiments, when the select transistors Sx are turned-on, the photo charges are outputted through their respective output lines VoutA or VoutA extending in a column direction, as shown in FIG. 4 .
  • a pair of horizontally adjacent photo diodes in a first row are arranged in such a manner as to commonly share the first output line VoutA extending in a column direction.
  • a first photo diode PD 1 and adjacent second photo diode PD 2 in a horizontal direction are arranged to commonly share the first output line VoutA extending in the column direction.
  • the photo charges generated in the first photo diode PD 1 and the second photo diode PD 2 may be configured to be outputted through the first output line VoutA.
  • an adjacent pair of fifth photo diode PD 5 and a sixth photo diode PD 6 in a horizontal direction may be arranged in a second row to commonly share the first output line VoutA which extends in the column direction. Therefore, the photo charges generated in the fifth photo diode PD 5 and the sixth photo diode PD 6 may be configured to be output through the first output line VoutA.
  • another pair of horizontally adjacent photo diodes in the first row are arranged in such a manner as to commonly share the second output line VoutB extending in a column direction.
  • the third photo diode PD 3 and the fourth photo diode PD 4 adjacent in a horizontal direction in the first row are arranged in such a manner as to commonly share the second output line VoutB extending in the column direction.
  • the photo charges generated in the third photo diode PD 3 and the fourth photo diode PD 4 may be configured to be output through the second output line VoutB extending in the column direction.
  • horizontally adjacent seventh photo diode PD 7 and an eighth photo diode PD 8 in the second row are arranged in such a manner as to commonly share the second output line VoutB which extends in the column direction.
  • Photo charges generated in the seventh photo diode PD 7 and the eighth photo diode PD 8 may be configured to be output through the second output line VoutB, in accordance with embodiments.
  • pairs of adjacent photo diodes (e.g. PD 1 , PD 2 , PD 3 , and PD 4 ) in the first row are configured to commonly share a supply voltage line VDD extending in a column direction with pairs of adjacent photo diodes (e.g. PD 5 , PD 6 , PD 7 , and PD 8 ) in the second column.
  • VDD supply voltage line
  • an image sensor may be configured to commonly share one output line VoutA or VoutB extending in the column direction between adjacent photo diodes in the horizontal direction.
  • an image sensor may be configured to commonly share one supply voltage line VDD extending in the column direction between adjacent pairs of photo diodes in the horizontal direction. Therefore, in accordance with embodiments, the number of the metal lines may be minimized to widen the open area of the photo diodes in comparison with the related art. Accordingly, the aperture ratio of the photo diodes can be sufficiently secured, to thereby enhance the sensitivity of the pixels in the image sensor, in accordance with embodiments.
  • FIG. 4 is a plan view exemplarily illustrating an output operation of photo charges performed in the image sensor of the 2S-4T, in accordance with embodiments.
  • the first select signal line SxA is used to apply a first select signal to the select transistor Sx which are commonly shared by the second photo diode PD 2 and the sixth photo diode PD 6 .
  • the photo charges generated in the second photo diode PD 2 and the sixth photo diode PD 6 may be output through the first output line VoutA in accordance with the first select signal applied through the first select signal line SxA, in accordance with embodiments.
  • the second select signal line SxB may be used to apply a second select signal to the select transistor Sx which is commonly shared by the first photo diode PD 1 and the fifth photo diode PD 5 whose photo charges are output through the first output line VoutA.
  • the second output line VoutB may be used to output the photo charges generated in the third and seventh photo diodes PD 3 and PD 7 (which commonly share the select transistor Sx to which the second select signal is applied) through the second select signal line SxB, in accordance with embodiments.
  • the second output line Vout 2 may be used to output the photo charges generated in the fourth and the eighth photo diodes PD 4 and PD 8 (which commonly share the select transistor Sx to which the second select signal is applied) through the first select signal line SxA, in accordance with embodiments.
  • the first transfer signal line TxA may be connected to the transfer transistors Tx 1 of the first to the fourth photo diodes (e.g. PD 1 , PD 2 , PD 3 , and PD 4 ).
  • the second transfer signal line Tx 2 may be connected to the transfer transistor Tx 2 of the fifth to the eighth photo diodes PD 5 , PD 6 , PD 7 and PD 8 , in accordance with embodiments.
  • Embodiments relate to the output operation of photo charges from the photo diodes.
  • the first photo diode PD 1 may output a photo charge through the first output line VoutA when a first transfer signal to turn-on the first transfer transistor Tx 1 is applied through the first transfer signal line TxA and a second select signal to turn-on the select transistor Sx is applied through the second select signal line SxB.
  • the second photo diode PD 2 may output the photo charge through the first output line VoutA when the first transfer signal to turn-on the first transfer transistor Tx 1 is applied through the first transfer signal line TxA and the first select signal to turn-on the select transistor Sx is applied through the second select signal line SxB, in accordance with embodiments.
  • the third photo diode PD 3 may output the photo charge through the second output line VoutB when the first transfer signal to turn-on the first transfer transistor Tx 1 is applied through the first transfer signal line TxA and the second select signal to turn-on the select transistor Sx is applied through the second select signal line SxB, in accordance with embodiments.
  • the fourth photo diode PD 4 may output the photo charge through the second output line VoutB when the first transfer signal to turn-on the first transfer transistor Tx 1 is applied through the first transfer signal line TxA and the first select signal to turn-on the select transistor Sx is applied through the first select signal line SxA, in accordance with embodiments.
  • the fifth photo diode PD 5 may output the photo charge through the first output line VoutA when the second transfer signal to turn-on the second transfer transistor Tx 2 is applied through the second transfer signal line TxB and the second select signal turn-on the select transistor Sx is applied through the second select signal line SxB, in accordance with embodiments.
  • the sixth photo diode PD 6 may output the photo charge through the first output line VoutA when the second transfer signal to turn-on the second transfer transistor Tx 2 is applied through the second transfer signal line TxB and the first select signal to turn-on the select transistor Sx is applied through the first select signal line SxA, in accordance with embodiments.
  • the seventh photo diode PD 7 may output the photo charge through the second output line VoutB when the second transfer signal to turn-on the second transfer transistor Tx 2 is applied through the second transfer signal line TxB and the second select signal to turn-on the select transistor Sx is applied through the second select signal line SxB, in accordance with embodiments.
  • the eighth photo diode PD 5 may output the photo charge through the second output line VoutB when the second transfer signal to turn-on the second transfer transistor Tx 2 is applied through the second transfer signal line TxB and the first select signal to turn-on the select transistor Sx is applied through the first select signal line SxA, in accordance with embodiments.
  • a set of the first and the fifth photo diodes PD 1 and PD 5 disposed in the first and the second rows are arranged horizontally adjacently to another set of the second and the sixth photo diodes PD 2 and PD 6 disposed in the first and the second rows, with the first output line VoutA therebetween.
  • a set of the fourth and the eighth photo diodes PD 4 and PD 5 in the first and the second rows are arranged horizontally adjacently to another set of the third and seventh photo diodes PD 3 and PD 7 disposed in the first and the second rows, with the second output line Vout 2 therebetween.
  • the image sensor in accordance with embodiments commonly shares such metal lines as a supply voltage line and an output line, substantially positively affecting the aperture ratio of a photo diode, to sufficiently secure the aperture ratio of a photo diode. Accordingly, the sensitivity of an image sensor including small pixels having a pitch of no more than 1.75 ⁇ m may be enhanced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Electromagnetism (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)

Abstract

An image sensor includes a plurality of unit pixels. Each unit pixel has a photo diode for sensing external light to generate photo charges. A transfer transistor is connected to the photo diode for storing the photo charges generated in the photo diode into a floating diffusion region when being turned-on. An amplification transistor amplifies the photo charges stored into the floating diffusion region. A select transistor, connected to the amplification transistor, performs a switching operation. An output line, extended in a column direction, outputs the photo charges in accordance with the switching operation of the select transistor. The photo diode may be formed in such a manner to share the output line with its adjacent photo diode in a horizontal direction, so that the photo charges generated in the photo diode and its adjacent photo diode are outputted through the output line.

Description

The present application claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2011-0137536 (filed on Dec. 19, 2011), which is hereby incorporated by reference in its entirety.
BACKGROUND
CMOS image sensors are devices that convert optical images into electrical signals. A CMOS image sensor may convert signal electrons generated in response to incident light into a voltage signal. Signal processing may be performed on the voltage signal, thereby reproducing image information. CMOS image sensors may include a plurality of MOS transistors, which may be manufactured using a CMOS formation process. The number of MOS transistors generally corresponds to the number of pixels. The MOS transistors may adopt a switching mode to sequentially detect pixel outputs.
Some CMOS image sensors have a relatively simple drive mode in comparison with a charge coupled device (CCD). CMOS image sensors may be implemented in a variety of scanning modes. A CMOS image sensor may be integrated in a single chip together with a signal processing circuit and may be substantially miniaturized. A CMOS image sensor may be manufactured by a compatible CMOS technique with manufacturing costs and power consumption minimized.
If the pitch of a pixel is smaller than 2.25 μm, a 2S-4T (two shared-four transistors) structure may be applied. The 2S-4T structure is developed in order to reduce the pitch of a pixel and enlarge the aperture ratio of a photo diode. In the 2S-4T structure, two pixels, each having four transistors, may be combined in a unit cell and three transistors may be commonly used by two photo diodes.
Example FIG. 1 is a plan view showing a layout of an image sensor with a 2S-4T structure in accordance with the related art. Example FIG. 2 is a plan view exemplarily illustrating an outputting operation of photo charges performed in the image sensor with the 2S-4T structure of FIG. 1.
As illustrated in FIG. 1, an image sensor with a 2S-4T structure may include a plurality of unit pixels, each having a photo diode PD (e.g. PD1 PD2, PD3, or PD4) for sensing light to generate a photo charge and four transistors (e.g. a transfer transistor Tx, a reset transistor Rx, an amplification transistor Dx, and a select transistor Sx connected to the photo diodes PD).
The transfer transistors Tx, which are respectively connected to the photo diodes PD1 to PD4, transfer the photo charges generated in the photo diodes PD1 to PD4 to their corresponding floating diffusion regions when they are respectively turned-on. For example, a transfer transistor Tx1 transfers a photo charge generated in a first photo diode PD1 to a floating diffusion region of the first photo diode PD1 when it is turned-on.
The amplification transistors Dx are connected to the transfer transistors Tx (e.g. Tx1 or Tx2) to amplify the photo charges stored in the floating diffusion regions, respectively. The reset transistors Rx are respectively connected to a supply voltage line VDDA or VDDB and the floating diffusion regions. The reset transistors Rx are controlled by a reset signal applied to their gates to reset the respective floating diffusion regions. The select transistors Sx are respectively connected to the amplification transistors Dx and are respectively configured to perform a turn-on operation. When the select transistors Sx are turned-on, the photo charges are outputted through output lines (VoutA or VoutB) extending in a column direction.
FIG. 2 exemplarily illustrates the output of the photo charges performed by the image sensor. The transfer transistors Tx1 of a first photo diode PD1 and a second photo diode PD2 are commonly connected to a first transfer signal line TxA. The transfer transistors Tx2 of a third photo diode PD3 and a fourth photo diode PD4 are commonly connected to a second transfer signal line TxB.
A first select signal may be applied through a first select signal line SxA to the select transistors Sx which is shared by the first photo diode PD1 and the second photo diode PD2. A second select signal may be applied through a second select signal line SxB to the select transistor Sx which is shared by the third photo diode PD3 and the fourth photo diode PD4.
In operation, when the first transfer signal line TxA and the first select signal line SxA are enabled, the photo charge of the first photo diode PD1 is outputted through the first output line VoutA. When the first transfer signal line TxA and the first select signal SxA are enabled, the photo charge of the second photo diode PD2 is outputted through the second output line VoutB. When the second transfer signal line TxB and the first select signal line SxA are enabled, the photo charge of the third photo diode PD3 is outputted through the first output line VoutA. When the second transfer signal line TxB and the first select signal line SxA are enabled, the photo charge of the fourth photo diode PD4 is outputted through the second output line VoutB.
FIG. 2 shows an image sensor in which four unit pixels have their respective photo diodes PD1 to PD4. It may be necessary to provide two output lines VoutA and VoutB and two supply voltage lines VDDA and VDDB. Likewise, if the image sensor includes eight photo diodes, then four output lines may be required.
However, these metal lines including the output lines, the supply voltage lines and other metal lines may affect the photo charge outputs from the photo diodes (e.g. sensitivity of the pixels). For example, the metal lines may shield edges of the photo diodes, which may result in a reduction of the aperture ratio of the photo diodes. As another example, not only the metal lines in columns (e.g. output lines VoutA and VoutB and supply voltage lines VDDA and VDDB) may partially shield the surface of the photo diodes, but the metal lines in rows (e.g. select signal lines SxA and SxB and transfer signal lines TxA and TxB) may also partially shield the surface of the photo diodes. Due to these aspects and others, the sensitivity of all pixels may deteriorate.
SUMMARY
Embodiments relate to an image sensor (e.g. a CMOS (Complementary Metal Oxide Semiconductor) image sensor) with enhanced sensitivity of pixels by securing a sufficient aperture ratio of a photo diode. Embodiments relate to an image sensor with a sufficient aperture ratio by using metal lines affecting the aperture ratio of photo diodes to enhance the sensitivity of small-sized pixels with a pitch of no more than 1.75 μm.
Embodiments relate to an image sensor including at least one of: (a) a plurality of unit pixels, wherein each unit pixel includes a photo diode for sensing external light to generate photo charges; (b) a transfer transistor, connected to the photo diode, configured to store the photo charges generated in the photo diode into a floating diffusion region when being turned-on; (c) an amplification transistor configured to amplify the photo charges stored into the floating diffusion region; (d) a select transistor, connected to the amplification transistor, configured to perform a switching operation; and (e) an output line, extended in a column direction, configured to output the photo charges in accordance with the switching operation of the select transistor. In embodiments, the photo diode is formed to share the output line with its adjacent photo diode in a horizontal direction, so that the photo charges generated in the photo diode and its adjacent photo diode are outputted through the output line.
In embodiments, an image sensor includes a supply voltage line, wherein the supply voltage line is shared between a pair of the photo diode and its adjacent photo diodes in a horizontal direction share and another pair of a photo diode and its adjacent photo diode in a horizontal direction.
In embodiments, an image sensor includes at least one of: (a) a plurality of eight photo diodes for generating photo charges, each having a transfer transistor, and each pair of two photo diodes having a select transistor shared by the pair; (b) a first select signal line for applying a first select signal to a first select transistor which is commonly used by a pair of fourth and its adjacent eight photo diodes in a vertical direction; (c) a first output line for outputting photo charges of a pair of second and its adjacent sixth photo diodes in a vertical direction when the first select signal is applied through the first select signal line; (d) a second select signal line for applying a second select signal to a second select transistor which is commonly used by a pair of first and its adjacent fifth photo diodes in a vertical direction, wherein photo charges of the first and its adjacent fifth photo diodes are outputted through the first output line; (e) a second output line for outputting photo charges of a pair of third and its adjacent seventh photo diodes in a vertical direction and a pair of fourth and its adjacent eighth photo diodes in a vertical direction, where the pair of the third and the seventh photo diodes commonly use a third select transistor to which the second select signal is provided from the second select signal line, and the pair of the fourth and the eighth photo diodes commonly use a fourth select transistor to which the first select signal is provided from the first select signal line; (f) a first transfer signal line connected to the transfer transistors of the first, the second, the third and the fourth photo diodes arranged in a horizontal direction; and (g) a second transfer signal line connected to the transfer transistors of the fifth, the sixth, the seventh and the eighth photo diodes arranged in a horizontal direction.
In embodiments, the first photo diode outputs the photo charge through the first output line when a first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
In embodiments, the second photo diode outputs the photo charge through the first output line when the first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line. In embodiments, the third photo diode outputs the photo charge through the second output line when the first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
In embodiments, the fourth photo diode outputs the photo charge through the second output line when the first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line. In embodiments, the fifth photo diode outputs the photo charge through the first output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
In embodiments, the sixth photo diode outputs the photo charge through the first output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line. In embodiments, the seventh photo diode outputs the photo charge through the second output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line. In embodiments, the eighth photo diode outputs the photo charge through the second output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line.
In embodiments, the first and its adjacent second photo diodes in a horizontal direction are arranged adjacent in a horizontal direction to the fifth and its adjacent sixth photo diodes in a horizontal direction about the first output line. In embodiments, the third and its adjacent fourth photo diodes in a horizontal direction are arranged adjacent in a vertical direction to the seventh and its adjacent eighth photo diodes in a horizontal direction about the second output line.
DRAWINGS
The above and other objects and features of embodiments will become apparent from the following description of embodiments given in conjunction with the accompanying drawings, in which:
Example FIG. 1 is a plan view showing a layout of an image sensor with a 2S-4T in accordance with the related art.
Example FIG. 2 is a plan view exemplarily illustrating an output operation of photo charges performed in the image sensor of the 2S-4T structure of FIG. 1, in accordance with the related art.
Example FIG. 3 is a plan view showing a layout of an image sensor with a 2S-4T structure, in accordance with embodiments.
Example FIG. 4 is a plan view exemplarily illustrating an output operation of photo charges performed in the image sensor of the 2S-4T structure, in accordance with embodiments.
DESCRIPTION
The advantages and features of embodiments and methods of accomplishing these will be clearly understood from the following embodiments taken in conjunction with the accompanying drawings. However, embodiments are not limited and may be implemented in various forms. It should be noted that the present embodiments are provided to make a full disclosure and also to allow those skilled in the art to understand the full range of the embodiments. Therefore, embodiments are to be defined only by the scope of the appended claims.
Example FIG. 3 is a plan view showing a layout of an image sensor with a 2S-4T structure, in accordance with embodiments. Example FIG. 4 is a plan view exemplarily illustrating an output operation of photo charges performed in the image sensor of the 2S-4T structure, in accordance with embodiments.
For convenience of explanation and an easy understanding of the technical subject matter of the embodiments, it is assumed that an example image sensor includes eight unit pixels, each having a photo diode. However, it should be understood by the ordinary skilled person in the art that the number of photo diodes may be varied in different configurations without departing from the scope of the embodiments.
As illustrated in FIGS. 3 and 4, an image sensor in accordance with embodiments may include a plurality of unit pixels, each having its respective a photo diodes PD1, PD2, PD3, PD4, PD5, PD6, PD7, or PD8, for sensing external light to generate a photo charge. The image sensor may further include transfer transistors Tx, reset transistors Rx, amplification transistors Dx, and select transistors Sx connected to the their respective photo diodes PD1 to PD8.
In embodiments, the transfer transistors Tx may be connected to their respective photo diodes PD1 to PD8 and used to transfer the photo charges generated in the photo diodes PD1 to PD8 to floating diffusion regions. For example, a transfer transistor Tx1 may transfer a photo charge generated in a first photo diode to a floating diffusion region when it is turned-on.
In embodiments, the amplification transistors Dx may be connected to their respective transfer transistors Tx1 or Tx2 and may be used to amplify the photo charges stored in the floating diffusion regions. The reset transistors Rx may be connected to a supply voltage line VDD and the floating diffusion regions, and may be configured to be reset under the control of a reset signal. The select transistors Sx may be connected to their respective amplification transistors Dx and are configured to perform a turn-on operation, respectively. In embodiments, when the select transistors Sx are turned-on, the photo charges are outputted through their respective output lines VoutA or VoutA extending in a column direction, as shown in FIG. 4. In embodiments, a pair of horizontally adjacent photo diodes in a first row are arranged in such a manner as to commonly share the first output line VoutA extending in a column direction. For example, a first photo diode PD1 and adjacent second photo diode PD2 in a horizontal direction are arranged to commonly share the first output line VoutA extending in the column direction. The photo charges generated in the first photo diode PD1 and the second photo diode PD2 may be configured to be outputted through the first output line VoutA. Similarly, an adjacent pair of fifth photo diode PD5 and a sixth photo diode PD6 in a horizontal direction may be arranged in a second row to commonly share the first output line VoutA which extends in the column direction. Therefore, the photo charges generated in the fifth photo diode PD5 and the sixth photo diode PD6 may be configured to be output through the first output line VoutA.
In embodiments, another pair of horizontally adjacent photo diodes in the first row are arranged in such a manner as to commonly share the second output line VoutB extending in a column direction. For example, the third photo diode PD3 and the fourth photo diode PD4 adjacent in a horizontal direction in the first row are arranged in such a manner as to commonly share the second output line VoutB extending in the column direction. The photo charges generated in the third photo diode PD3 and the fourth photo diode PD4 may be configured to be output through the second output line VoutB extending in the column direction.
Similarly, in accordance with embodiments, horizontally adjacent seventh photo diode PD7 and an eighth photo diode PD8 in the second row are arranged in such a manner as to commonly share the second output line VoutB which extends in the column direction. Photo charges generated in the seventh photo diode PD7 and the eighth photo diode PD8 may be configured to be output through the second output line VoutB, in accordance with embodiments.
In embodiments, pairs of adjacent photo diodes (e.g. PD1, PD2, PD3, and PD4) in the first row are configured to commonly share a supply voltage line VDD extending in a column direction with pairs of adjacent photo diodes (e.g. PD5, PD6, PD7, and PD8) in the second column.
In embodiments, an image sensor may be configured to commonly share one output line VoutA or VoutB extending in the column direction between adjacent photo diodes in the horizontal direction. In embodiments, an image sensor may be configured to commonly share one supply voltage line VDD extending in the column direction between adjacent pairs of photo diodes in the horizontal direction. Therefore, in accordance with embodiments, the number of the metal lines may be minimized to widen the open area of the photo diodes in comparison with the related art. Accordingly, the aperture ratio of the photo diodes can be sufficiently secured, to thereby enhance the sensitivity of the pixels in the image sensor, in accordance with embodiments.
FIG. 4 is a plan view exemplarily illustrating an output operation of photo charges performed in the image sensor of the 2S-4T, in accordance with embodiments. As shown in FIG. 4, in an image sensor in accordance with embodiments, the first select signal line SxA is used to apply a first select signal to the select transistor Sx which are commonly shared by the second photo diode PD2 and the sixth photo diode PD6. The photo charges generated in the second photo diode PD2 and the sixth photo diode PD6 may be output through the first output line VoutA in accordance with the first select signal applied through the first select signal line SxA, in accordance with embodiments.
In embodiments, the second select signal line SxB may be used to apply a second select signal to the select transistor Sx which is commonly shared by the first photo diode PD1 and the fifth photo diode PD5 whose photo charges are output through the first output line VoutA. The second output line VoutB may be used to output the photo charges generated in the third and seventh photo diodes PD3 and PD7 (which commonly share the select transistor Sx to which the second select signal is applied) through the second select signal line SxB, in accordance with embodiments. The second output line Vout2 may be used to output the photo charges generated in the fourth and the eighth photo diodes PD4 and PD8 (which commonly share the select transistor Sx to which the second select signal is applied) through the first select signal line SxA, in accordance with embodiments.
In embodiments, the first transfer signal line TxA may be connected to the transfer transistors Tx1 of the first to the fourth photo diodes (e.g. PD1, PD2, PD3, and PD4). The second transfer signal line Tx2 may be connected to the transfer transistor Tx2 of the fifth to the eighth photo diodes PD5, PD6, PD7 and PD8, in accordance with embodiments.
Embodiments relate to the output operation of photo charges from the photo diodes. In embodiments, the first photo diode PD1 may output a photo charge through the first output line VoutA when a first transfer signal to turn-on the first transfer transistor Tx1 is applied through the first transfer signal line TxA and a second select signal to turn-on the select transistor Sx is applied through the second select signal line SxB. The second photo diode PD2 may output the photo charge through the first output line VoutA when the first transfer signal to turn-on the first transfer transistor Tx1 is applied through the first transfer signal line TxA and the first select signal to turn-on the select transistor Sx is applied through the second select signal line SxB, in accordance with embodiments.
The third photo diode PD3 may output the photo charge through the second output line VoutB when the first transfer signal to turn-on the first transfer transistor Tx1 is applied through the first transfer signal line TxA and the second select signal to turn-on the select transistor Sx is applied through the second select signal line SxB, in accordance with embodiments. The fourth photo diode PD4 may output the photo charge through the second output line VoutB when the first transfer signal to turn-on the first transfer transistor Tx1 is applied through the first transfer signal line TxA and the first select signal to turn-on the select transistor Sx is applied through the first select signal line SxA, in accordance with embodiments.
The fifth photo diode PD5 may output the photo charge through the first output line VoutA when the second transfer signal to turn-on the second transfer transistor Tx2 is applied through the second transfer signal line TxB and the second select signal turn-on the select transistor Sx is applied through the second select signal line SxB, in accordance with embodiments. The sixth photo diode PD6 may output the photo charge through the first output line VoutA when the second transfer signal to turn-on the second transfer transistor Tx2 is applied through the second transfer signal line TxB and the first select signal to turn-on the select transistor Sx is applied through the first select signal line SxA, in accordance with embodiments.
The seventh photo diode PD7 may output the photo charge through the second output line VoutB when the second transfer signal to turn-on the second transfer transistor Tx2 is applied through the second transfer signal line TxB and the second select signal to turn-on the select transistor Sx is applied through the second select signal line SxB, in accordance with embodiments. The eighth photo diode PD5 may output the photo charge through the second output line VoutB when the second transfer signal to turn-on the second transfer transistor Tx2 is applied through the second transfer signal line TxB and the first select signal to turn-on the select transistor Sx is applied through the first select signal line SxA, in accordance with embodiments.
As illustrated in FIG. 4, in accordance with embodiments, a set of the first and the fifth photo diodes PD1 and PD5 disposed in the first and the second rows are arranged horizontally adjacently to another set of the second and the sixth photo diodes PD2 and PD6 disposed in the first and the second rows, with the first output line VoutA therebetween. In accordance with embodiments, a set of the fourth and the eighth photo diodes PD4 and PD5 in the first and the second rows are arranged horizontally adjacently to another set of the third and seventh photo diodes PD3 and PD7 disposed in the first and the second rows, with the second output line Vout2 therebetween.
As described above, the image sensor in accordance with embodiments commonly shares such metal lines as a supply voltage line and an output line, substantially positively affecting the aperture ratio of a photo diode, to sufficiently secure the aperture ratio of a photo diode. Accordingly, the sensitivity of an image sensor including small pixels having a pitch of no more than 1.75 μm may be enhanced.
While embodiments have been shown and described, it will be understood by those skilled in the art that various changes and modification may be made without departing the scope of the embodiments as defined the following claims.

Claims (13)

What is claimed is:
1. An image sensor comprising:
a plurality of unit pixels, wherein each unit pixel comprises a photo diode for sensing external light to generate photo charges;
a transfer transistor connected to the photo diode, wherein the transfer transistor is configured to store the photo charges generated in the photo diode into a floating diffusion region when being turned-on;
an amplification transistor, wherein the amplification transistor is configured to amplify the photo charges stored into the floating diffusion region;
a select transistor connected to the amplification transistor, wherein the select transistor is configured to perform a switching operation; and
an output line extending in a column direction, wherein the output line is configured to output the photo charges in accordance with the switching operation of the select transistor,
wherein the photo diode is arranged to share the output line with an adjacent photo diode in a horizontal a direction, so that the photo charges generated in the photo diode and the adjacent photo diode are outputted through the output line.
2. The image sensor of claim 1 comprising a supply voltage line, wherein the supply voltage line is shared between the photo diode and the adjacent photo diodes as a first pair of photo diodes in a horizontal direction and a second pair of photo diodes in a horizontal direction.
3. An image sensor comprising:
a plurality of eight photo diodes configured to generate photo charges, wherein each of said plurality of eight photo diodes has a transfer transistor, wherein said plurality of eight photo diodes comprises a plurality of photo diode pairs, wherein each of said photo diode pairs has a select transistor shared by each of said photo diode pairs;
a first select signal line configured to apply a first select signal to a first select transistor which is commonly used by a first photo diode pair of said photo diode pairs, wherein said first photo diode pair comprises vertically adjacent fourth photo diode and eighth photo diode;
a first output line configured to output photo charges of a second photo diode pair of said photo diode pairs when the first select signal is applied through the first select signal line, wherein said second photo diode pair comprises vertically adjacent first photo diode and sixth photo diode;
a second select signal line configured to apply a second select signal to a second select transistor which is commonly used by a third photo diode pair of said photo diode pairs, wherein said third photo diode pair comprises vertically adjacent first photo diode and fifth photo diode, wherein photo charges of the first photo diode and fifth photo diode are output through the first output line;
a second output line configured to output photo charges of a fourth photo diode pair of said photo diode pairs and said first photo diode pair, wherein said fourth photo diode pair comprises vertically adjacent third photo diode and seventh photo diode, wherein the fourth photo diode pair is configured to commonly use a third select transistor to which the second select signal is provided from the second select signal line, and wherein the first photo diode pair is configured to commonly use a fourth select transistor to which the first select signal is provided from the first select signal line;
a first transfer signal line connected to the transfer transistors of the first photo diode, the second photo diode, the third photo diode, and the fourth photo diode are arranged in a horizontal direction; and
a second transfer signal line connected to the transfer transistors of the fifth photo diode, the sixth photo diode, the seventh photo diode, and the eighth photo diode arranged in a horizontal direction.
4. The image sensor of claim 3, wherein the first photo diode is configured to output the photo charge through the first output line when a first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
5. The image sensor of claim 3, wherein the second photo diode outputs the photo charge through the first output line when the first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line.
6. The image sensor of claim 3, wherein the third photo diode outputs the photo charge through the second output line when the first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
7. The image sensor of claim 3, wherein the fourth photo diode outputs the photo charge through the second output line when the first transfer signal to turn-on the first transfer transistor is applied through the first transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line.
8. The image sensor of claim 3, wherein the fifth photo diode outputs the photo charge through the first output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
9. The image sensor of claim 3, wherein the sixth photo diode outputs the photo charge through the first output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line.
10. The image sensor of claim 3, wherein the seventh photo diode outputs the photo charge through the second output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the second select signal to turn-on the select transistor is applied through the second select signal line.
11. The image sensor of claim 3, wherein the eighth photo diode outputs the photo charge through the second output line when the second transfer signal to turn-on the second transfer transistor is applied through the second transfer signal line and the first select signal to turn-on the select transistor is applied through the first select signal line.
12. The image sensor of claim 3, wherein the first photo diode and the horizontally adjacent second photo diode are arranged adjacent to the fifth photo diode and the horizontally adjacent sixth photo diode in a horizontal direction about the first output line.
13. The image sensor of claim 3, wherein the third photo diode and its horizontally adjacent fourth photo diode are arranged adjacent in a vertical direction to the seventh photo diode and its horizontally adjacent eighth photo diode about the second output line.
US13/589,858 2011-12-19 2012-08-20 Image sensor Active US8513760B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020110137536A KR101313689B1 (en) 2011-12-19 2011-12-19 Image sensor
KR10-2011-0137536 2011-12-19

Publications (2)

Publication Number Publication Date
US20130154046A1 US20130154046A1 (en) 2013-06-20
US8513760B2 true US8513760B2 (en) 2013-08-20

Family

ID=48609272

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/589,858 Active US8513760B2 (en) 2011-12-19 2012-08-20 Image sensor

Country Status (2)

Country Link
US (1) US8513760B2 (en)
KR (1) KR101313689B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160204160A1 (en) * 2009-01-15 2016-07-14 Sony Corporation Solid-state imaging device and electronic apparatus
US10805569B2 (en) 2019-01-29 2020-10-13 Gigajot Technology, Inc. Column-interleaved pixel array

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6930299B2 (en) * 2002-08-29 2005-08-16 Fujitsu Limited Semiconductor device for reading signal from photodiode via transistors
KR20060000321A (en) 2004-06-28 2006-01-06 (주)그래픽테크노재팬 Cmos image sensor
JP2006049692A (en) 2004-08-06 2006-02-16 Matsushita Electric Ind Co Ltd Solid state image pickup device
KR100828942B1 (en) 2006-12-19 2008-05-13 (주)실리콘화일 4 transistors 4 shared step & repeat unit cell and 4 transistors 4 shared image sensor, data storage device, semiconductor process mask, semiconductor wafer including the unit cells
US7429722B2 (en) * 2005-04-15 2008-09-30 Kabushiki Kaisha Toshiba Pattern layout of CMOS image sensor
US7663194B2 (en) * 2005-05-10 2010-02-16 Nan-Yi Lee CMOS image sensor

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100674923B1 (en) * 2004-12-03 2007-01-26 삼성전자주식회사 CMOS image sensor sharing readout circuits between adjacent pixels

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6930299B2 (en) * 2002-08-29 2005-08-16 Fujitsu Limited Semiconductor device for reading signal from photodiode via transistors
KR20060000321A (en) 2004-06-28 2006-01-06 (주)그래픽테크노재팬 Cmos image sensor
JP2006049692A (en) 2004-08-06 2006-02-16 Matsushita Electric Ind Co Ltd Solid state image pickup device
US7429722B2 (en) * 2005-04-15 2008-09-30 Kabushiki Kaisha Toshiba Pattern layout of CMOS image sensor
US7663194B2 (en) * 2005-05-10 2010-02-16 Nan-Yi Lee CMOS image sensor
KR100828942B1 (en) 2006-12-19 2008-05-13 (주)실리콘화일 4 transistors 4 shared step & repeat unit cell and 4 transistors 4 shared image sensor, data storage device, semiconductor process mask, semiconductor wafer including the unit cells
US8115155B2 (en) 2006-12-19 2012-02-14 Siliconfile Technologies Inc. 4 transistors 4 shared step and repeat unit cell and 4 transistors 4 shared image sensor including the unit cells

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160204160A1 (en) * 2009-01-15 2016-07-14 Sony Corporation Solid-state imaging device and electronic apparatus
US9543341B2 (en) * 2009-01-15 2017-01-10 Sony Corporation Solid-state imaging device and electronic apparatus
US9577006B2 (en) * 2009-01-15 2017-02-21 Sony Corporation Solid-state imaging device and electronic apparatus
US20170338259A1 (en) * 2009-01-15 2017-11-23 Sony Corporation Solid-state imaging device and electronic apparatus
US10147758B2 (en) * 2009-01-15 2018-12-04 Sony Corporation Solid-state imaging device and electronic apparatus
US10784306B2 (en) * 2009-01-15 2020-09-22 Sony Corporation Solid-state imaging device and electronic apparatus
US10805569B2 (en) 2019-01-29 2020-10-13 Gigajot Technology, Inc. Column-interleaved pixel array
US11330220B2 (en) 2019-01-29 2022-05-10 Gigajot Technology, Inc. Column-interleaved pixel array
US11729528B2 (en) 2019-01-29 2023-08-15 Gigajot Technologies, Inc. Column-interleaved pixel array

Also Published As

Publication number Publication date
KR20130070293A (en) 2013-06-27
US20130154046A1 (en) 2013-06-20
KR101313689B1 (en) 2013-10-02

Similar Documents

Publication Publication Date Title
US10586818B2 (en) Solid-state imaging device, camera module and electronic apparatus
JP4604121B2 (en) Display device combined with image sensor
JP4953299B2 (en) Shared pixel image sensor
CN103858235B (en) Solid state image sensor and electronic equipment
JP2020017955A (en) Image sensor
CN102917185A (en) Solid-state imaging device and imaging device
CN110191295B (en) CMOS image sensor clamping method using partitioned bit lines
US20200403022A1 (en) Image sensor comprising entangled pixel
US11539905B2 (en) Image sensing device including conversion gain capacitor
US11233086B2 (en) Semiconductor structure of image sensor, chip and electronic apparatus
US11961855B2 (en) Image sensing device
US20050263764A1 (en) CMOS imaging device having an improved fill factor
KR102114343B1 (en) Sensing Pixel and Image Sensor including Thereof
WO2018086342A1 (en) Pixel sensing circuit, driving method thereof, image sensor, and electronic device
US8513760B2 (en) Image sensor
US20120049043A1 (en) Image sensor cell, image sensor including image sensor array including plurality of the image sensor cells, and camera system including the image sensor
US10062722B2 (en) Stacked image sensor with shield bumps between interconnects
US20220068987A1 (en) Image sensing device
US20150122971A1 (en) 3d stacked image sensor
US11652117B2 (en) Image sensing device
US11784200B2 (en) Image sensing device having multiple transfer gate structure
US11195871B2 (en) Image sensing device
US20160323523A1 (en) Multiple Image Sensing Pixel Arrays with Sharing Common Control Circuits
US11785361B2 (en) Image sensing device including floating diffusion node with controllable capacitance and operation method thereof
US20230032117A1 (en) Image sensing device

Legal Events

Date Code Title Description
AS Assignment

Owner name: DONGBU HITEK CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARK, SO EUN;REEL/FRAME:028815/0292

Effective date: 20120813

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DONGBU HITEK CO. LTD.;DONGBU ELECTRONICS CO., LTD.;REEL/FRAME:041330/0143

Effective date: 20161215

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: CPPIB CREDIT INVESTMENTS, INC., CANADA

Free format text: AMENDED AND RESTATED U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:046900/0136

Effective date: 20180731

AS Assignment

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CPPIB CREDIT INVESTMENTS INC.;REEL/FRAME:054385/0435

Effective date: 20201028

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

AS Assignment

Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA

Free format text: CHANGE OF NAME;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY INC.;REEL/FRAME:058793/0785

Effective date: 20210401