US8365054B2 - Soft reed-solomon decoder based on error-and-erasure reed-solomon decoder - Google Patents

Soft reed-solomon decoder based on error-and-erasure reed-solomon decoder Download PDF

Info

Publication number
US8365054B2
US8365054B2 US12/612,141 US61214109A US8365054B2 US 8365054 B2 US8365054 B2 US 8365054B2 US 61214109 A US61214109 A US 61214109A US 8365054 B2 US8365054 B2 US 8365054B2
Authority
US
United States
Prior art keywords
codeword
circuit
decoding
erasure
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US12/612,141
Other languages
English (en)
Other versions
US20100281344A1 (en
Inventor
Elyar E. Gasanov
Andrey P. Sokolov
Pavel A. Panteleev
Ilya V. Neznanov
Pavel A. Aliseychik
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
LSI Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LSI Corp filed Critical LSI Corp
Assigned to LSI CORPORATION reassignment LSI CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ALISEYCHIK, PAVEL A., GASANOV, ELYAR E., NEZNANOV, ILYA V., PANTELEEV, PAVEL A., SOKOLOV, ANDREY P.
Publication of US20100281344A1 publication Critical patent/US20100281344A1/en
Application granted granted Critical
Publication of US8365054B2 publication Critical patent/US8365054B2/en
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AGERE SYSTEMS LLC, LSI CORPORATION
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LSI CORPORATION
Assigned to LSI CORPORATION, AGERE SYSTEMS LLC reassignment LSI CORPORATION TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Assigned to AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED reassignment AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED MERGER (SEE DOCUMENT FOR DETAILS). Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Assigned to AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED reassignment AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/45—Soft decoding, i.e. using symbol reliability information
    • H03M13/451—Soft decoding, i.e. using symbol reliability information using a set of candidate code words, e.g. ordered statistics decoding [OSD]
    • H03M13/453—Soft decoding, i.e. using symbol reliability information using a set of candidate code words, e.g. ordered statistics decoding [OSD] wherein the candidate code words are obtained by an algebraic decoder, e.g. Chase decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1515—Reed-Solomon codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/154—Error and erasure correction, e.g. by using the error and erasure locator or Forney polynomial

Definitions

  • the present invention relates to soft decoders generally and, more particularly, to a method and/or apparatus for implementing a soft Reed-Solomon decoder based on an error-and-erasure Reed-Solomon decoder.
  • Reed-Solomon (RS) codes are a powerful class of multiple error-correcting codes. RS codes have a wide range of applications, such as optical communications, and wireless communications magnetic recording systems.
  • RS codes When applying systematic Reed-Solomon encoding, data is transmitted in codewords that represent a combination of the original data symbols and a number of parity symbols.
  • An RS code that uses 2t parity symbols is commonly correctable to t errors. The value of t is commonly called a maximum error limit.
  • An RS decoder uses the 2t parity symbols to correct a received message, even if the received message experiences up to t errors during transmission.
  • RS decoders use extra information along with received data. A reliability value is calculated for each received data symbol. RS decoders that use the reliability information are called soft decoders. Received data symbols with very small reliability are called erasures. If a particular data symbol in a received codeword is known to be an erasure, a value of the particular symbol is ignored when the RS decoder attempts to decode the codeword. If ⁇ errors and ⁇ erasures occur during transmission of a codeword, the codeword can be corrected if and only if ⁇ + ⁇ 2t. RS decoders that use information about erasures are called error-and-erasure decoders.
  • the decoder 20 includes a circuit 22 for Syndrome Calculations (SC), a circuit 24 for Key Equation Solving (KES), a circuit 26 for Error Correction (EC) and a First-In-First-Out (FIFO) buffer 28 .
  • SC Syndrome Calculations
  • KAS Key Equation Solving
  • EC Error Correction
  • FIFO First-In-First-Out
  • the circuit 22 accepts a received codeword symbol-by-symbol and provides a set of syndromes to the circuit 24 .
  • the circuit 24 calculates an error locator polynomial based on the syndromes.
  • the error locator polynomial provides the positions of errors.
  • the circuit 24 implements a key equation solving technique, such as the Berlekamp-Massey technique, the Euclidian technique or the Peterson technique.
  • the circuit 24 calculates an errata polynomial.
  • the errata polynomial provides the magnitudes of errors in the error positions.
  • the circuit 24 passes the errata polynomial to the circuit 26 .
  • the circuit 26 uses the errata polynomial to perform data corrections.
  • a binary failure signal (i.e., FAIL) of the circuit 26 is asserted if a number of corrected data symbols is more than the maximum error limit.
  • the decoder 30 includes the circuit 22 , the circuit 24 , the circuit 26 and the FIFO 28 .
  • An additional FIFO 32 saves the codewords from the FIFO 28 .
  • FIFOs 34 and 36 save reliability information received in a signal (i.e., RELIABILITY).
  • a Soft Decoder (SD) circuit 38 decodes each error-filled codeword that the circuit 26 fails to correct. While the circuit 38 works on an error-filled codeword, the circuits 22 to 28 can process other codewords.
  • the circuit 38 conventionally has a software implementation due to cost. As a result, software decisions are relatively slow. The slow decisions are typically acceptable under an assumption that the circuit 26 rarely fails to correct all of the errors in the codewords.
  • the present invention concerns an apparatus having a first circuit and a second circuit.
  • the first circuit may (i) generate a decoded codeword by decoding a first codeword a plurality of times based on a respective plurality of erasure location vectors and (ii) assert a fail signal upon each failure of the decoding of the first codeword, the decoding comprising an error-and-erasure Reed-Solomon decoding.
  • the second circuit may (i) generate a count of the assertions of the fail signal and (ii) generate the erasure location vectors based on (a) the count and (b) a plurality of reliability items corresponding to the first codeword.
  • the objects, features and advantages of the present invention include providing a method and/or apparatus for implementing a soft Reed-Solomon decoder based on an error-and-erasure Reed-Solomon decoder that may provide (i) a high-speed soft decode, (ii) hardware-only designs, (iii) pipeline decoding of multiple codewords at a time and/or (iv) iterate decoding of a corrupted codeword through the same circuitry.
  • FIG. 1 is a block diagram of a conventional Reed-Solomon decoder
  • FIG. 2 is a block diagram of a conventional soft Reed-Solomon decoder
  • FIG. 3 is a block diagram of an apparatus in accordance with a preferred embodiment of the present invention.
  • FIG. 4 is a block diagram of a first example implementation of the apparatus
  • FIG. 5 is a block diagram of a second example implementation of the apparatus.
  • FIG. 6 is a block diagram illustrating the apparatus at an end of a first step in decoding a codeword
  • FIG. 7 is a block diagram illustrating the apparatus at the end of a second step in the decoding in which corrections for the codeword are successfully calculated
  • FIG. 8 is a block diagram illustrating the apparatus at the end of a third step in the decoding
  • FIG. 9 is a block diagram illustrating the apparatus at the end of the second step in which the codeword may fail the decoding operation
  • FIG. 10 is a block diagram illustrating the apparatus at the end of a third step in the decoding.
  • FIG. 11 is a block diagram illustrating the apparatus at the end of a fourth step in the decoding.
  • Some embodiments of the present invention generally suggest a hardware-only scheme of soft Reed-Solomon (RS) decoders based on error-and-erasure RS decoders.
  • the resulting decoders may occupy a small area and achieve a high performance.
  • For each received codeword if a respective number of occurred errors ⁇ is less than 2t, the decoder works on such good codewords in a pipelined manner. If the occurred errors ⁇ are greater than 2t, such erroneous codewords are processed iteratively.
  • the decoder generally performs one or more (e.g., up to t+1) iterations for each of the erroneous codewords. While iterating an erroneous codeword, the decoder may process other good codewords at the same time. However, the processing throughput may decrease because resources are used correcting the erroneous codeword instead of the next good codeword.
  • the apparatus 100 may implement a soft Reed-Solomon (RS) decoder circuit.
  • the apparatus 100 may also be referred to as a circuit or system.
  • the apparatus 100 may be implemented in hardware-only designs.
  • the apparatus 100 generally comprises a circuit 102 , a circuit 104 and a circuit 106 .
  • the circuits 102 to 106 may represent modules and/or blocks that may be implemented as hardware, software, a combination of hardware and software, or other implementations.
  • a signal (e.g., CHANNEL) may be received by the circuit 102 .
  • the signal INPUT may be generated by the circuit 102 and presented to the circuit 104 .
  • the circuit 104 may generate and present the signal OUTPUT.
  • the circuit 104 may also generate the signal FAIL that is received by the circuit 106 .
  • the signal RELIABILITY may be generated by the circuit 102 and presented to the circuit 106 .
  • the circuit 106 may generate a signal (e.g., IS_ERASURE) that is receive by the circuit 104 .
  • the received codeword v(x) may have been encoded per the Reed-Solomon coding and transmitted through a noisy signal CHANNEL to the circuit 102 .
  • the signal OUTPUT may convey the reconstructed codeword c(x).
  • the signal RELIABILITY may convey (i) respective reliability values calculated for the received symbols and (ii) respective positions of the symbols.
  • the signal FAIL is generally asserted (e.g., a logical one state) if a number of corrected data symbols are more than a maximum error limit.
  • the signal IS_ERASURE generally carries an erasure location vector (e.g., ⁇ ).
  • the circuit 102 generally implements a receiver circuit.
  • the circuit 102 may be operational to covert a sequence of symbols received through the signal CHANNEL into the signal INPUT and the signal RELIABILITY. Generation of the signals INPUT and RELIABILITY may be performed by common techniques.
  • the circuit 104 may implement an error-and-erasure Reed-Solomon decoder circuit.
  • the circuit 104 is generally operational to decode the symbols received in the signal INPUT to recreate the original data in the signal OUTPUT.
  • Decoding may be performed in a pipeline fashion where multiple (e.g., up to 3) codewords are being processed substantially simultaneously.
  • the decoding may utilize the erasure location vector received in the signal IS_ERASURE. Where a codeword has too may errors to correct, the circuit 104 may assert the signal FAIL.
  • Each codeword that fails to decode during an initial pass through the circuit 104 may be repeatedly decoded by the circuit 104 based on a respective plurality of erasure location vectors. The decoding may be repeated up to a maximum number of times.
  • the circuit 104 may decode in a single pass and the signal FAIL may be deasserted (e.g., a logical zero state).
  • the circuit 106 may implement a reliability circuit.
  • the circuit 106 is generally operational to calculate the appropriate erasure location vector for a current one of the codewords in the process of being decoded by the circuit 104 .
  • Each of the error location vectors may be based on the reliability information received in the signal RELIABILITY and the number of iterations through the circuit 104 that the current codeword has experienced.
  • the circuit 106 may keep track of the iterations by keeping a count of the assertions of the signal FAIL.
  • the apparatus 120 generally comprises the circuit 102 (as shown in FIG. 3 ), a circuit 104 a and the circuit 106 .
  • the circuit 104 a may be a first embodiment of the circuit 104 .
  • the circuit 104 a generally comprises a circuit 122 , a circuit 128 , a circuit 132 , a circuit 134 , a circuit 136 a and a circuit 138 .
  • the circuit 136 a generally comprises a circuit 124 a and a circuit 126 a .
  • a pipeline may be formed by the circuits 122 , 124 a and 126 a , a single stage for each of the circuits. In some embodiments, processing by each of the stages may be completed in a single cycle.
  • the circuits 122 to 138 may represent modules and/or blocks that may be implemented as hardware, software, a combination of hardware and software, or other implementations.
  • the circuit 134 may receive the signal INPUT from the circuit 102 .
  • a signal (e.g., DELAY) may be presented from the circuit 128 to the circuit 132 and the circuit 126 a .
  • a signal (e.g., DELAY 2 ) may be presented from the circuit 132 to the circuit 134 .
  • the circuit 134 may multiplex the signal INPUT and the signal DELAY 2 to the circuit 122 and the circuit 128 in an intermediate signal (e.g., INT). Control of the circuit 134 may be provided by the signal FAIL.
  • the circuit 126 a may generate and present the signal FAIL to the circuit 134 and the circuit 106 .
  • the circuit 138 may receive the signal IS_ERASURE from the circuit 106 .
  • a signal (e.g., SYN) may be generated by the circuit 122 and presented to the circuit 124 a .
  • a signal (e.g., ELP) may be generated by the circuit 138 and presented to the circuit 124 a .
  • the circuit 124 a may generate a signal (e.g., ERRATA) that is received by the circuit 126 a.
  • the circuit 122 may be implemented as a syndrome calculator circuit.
  • the circuit 122 is generally operation to calculate and present the syndromes of the codewords.
  • the codewords may be received via the signal INT.
  • the syndromes may be presented in the signal SYN.
  • the circuit 124 a may be implemented as a key equation solver circuit.
  • the circuit 124 a may be operational to calculate an errata polynomial (e.g., e(x)) based on the syndromes from the signal SYN and an erasure location polynomial from the signal ELP.
  • an errata polynomial e.g., e(x)
  • the circuit 126 a may implement an error correction circuit.
  • the circuit 126 a may also be operational to generate the signal FAIL based on the information provided in the signal ERRATA.
  • the circuit 128 may implement a FIFO circuit.
  • the circuit 128 may be designed to hold multiple copies (e.g., 2) of received codewords during multiple (e.g., 2) pipeline stages. After the delay, the each buffered codeword may be presented in sequence in the signal DELAY.
  • the circuit 132 may implement a FIFO circuit.
  • the circuit 132 generally holds a copy of the codeword received from the circuit 128 during an additional pipeline delay.
  • the held codeword may be presented in the signal DELAY 2 back to the circuit 134 .
  • the circuit 134 may be implemented as a 2:1 multiplexer. Control of the circuit 134 may be provided by the signal FAIL. When the signal FAIL is asserted (e.g., binary one) the circuit 134 may route the signal DELAY 2 to the signal INT. When the signal FAIL is deasserted (e.g., binary zero) the circuit 134 may route the signal INPUT to the signal INT.
  • the circuit 138 may implement an erasure polynomial calculation (EPOL) circuit.
  • the circuit 138 is generally operational to calculate an erasure locator polynomial in the signal ELP based on the erasure location vector received in the signal IS_ERASURE.
  • the erasure location vector of the signal IS_ERASURE generally has a binary one value for each of the current codeword symbols that is an erasure.
  • the erasure location vector generally has a binary zero value for each of the current codeword symbols that is not an erasure.
  • the circuit 138 may calculate the erasure locator polynomial that provides the positions of the erasures. Additional details regarding the circuits 122 , 128 , 136 a and 138 may be found in the co-pending U.S.
  • the circuit 106 generally comprises a circuit 140 , a circuit 142 , a circuit 144 and a circuit 146 .
  • the circuits 140 to 146 may represent modules and/or blocks that may be implemented as hardware, software, a combination of hardware and software, or other implementations.
  • the circuit 140 may receive the signal RELIABILITY.
  • the circuit 140 may generate a signal (e.g., R 1 ) presented to the circuit 144 .
  • a signal (e.g., R 2 ) may be generated by the circuit 144 and presented back to the circuit 140 .
  • the signal FAIL may be received by the circuit 142 and the circuit 144 .
  • a signal (e.g., I_COUNT) may be generated by the circuit 142 and received by the circuit 144 .
  • a signal (e.g., EP) may be generated by the circuit 144 and presented to the circuit 146 .
  • the circuit 146 may generate the signal IS_ERASURE, which is received by the circuit 138 .
  • the circuit 140 generally implements a reliability value sorting circuit (SORT).
  • SORT reliability value sorting circuit
  • the circuit 140 generally accepts the received reliability information symbol-by-symbol from the signal RELIABILITY and fills two reliability arrays.
  • the first array may contain 2t reliability values.
  • the second array may contain 2t positions of the codeword symbols.
  • the circuit 140 may be operational to sort the reliability values in the first array, arranging the values in an order ranging from most reliable to least reliable.
  • the second array may be sorted in the same order such that the positions of codeword symbols continue to correspond to the reliability values in the first array.
  • the two arrays may be passed to the circuit 144 in the signal R 1 .
  • the circuit 142 generally implements an iteration count circuit (COUNT).
  • COUNT iteration count circuit
  • the circuit 142 may be operational to count and save the number of process iterations of each codeword by counting the number of times the signal FAIL is asserted. For each new codeword received from the circuit 102 , the corresponding count may be initialized to a predetermined value (e.g., 1). If a particular codeword is processed second time, the circuit 142 returns a value of 2 in the signal I_COUNT, and so on.
  • the circuit 144 generally implements an Erasure POSition circuit (EPOS).
  • the circuit 144 may be operational to pass some or all of the second array to the circuit 146 based on the signal I_COUNT.
  • the circuit 144 generally forms a new array having a size of 2*I_COUNT positions corresponding of smallest reliability values of the first array received in the signal R 1 .
  • the circuit 144 may sort the positions within the new array in an increasing order.
  • the 2*I_COUNT positions are generally considered as erasure positions. If the current codeword fails during the decoding operation, the circuit 144 may provide the erasure positions in the signal EP to the circuit 146 .
  • the circuit 144 may also return the original two arrays to the circuit 140 in the signal R 2 . If the current codeword contains only correctable errors, (i) the circuit 144 may dump the arrays, (ii) present no erasure positions to the circuit 146 and (iii) not return the arrays to the circuit 140 .
  • the circuit 146 may be implemented as a signal formation circuit (FE).
  • the circuit 146 is generally operational to create the erasure location vector in the signal IS_ERASURE based on the positions received in the signal EP.
  • Each location n in the erasure location vector[n] may be set to a first value (e.g., binary one) if the location n belongs to an erasure position.
  • Each location n in the erasure location vector[n] may be set to a second value (e.g., binary zero) if the location n is not an erasure position.
  • the circuit 146 may pass the signal IS_ERASURE to the circuit 138 .
  • the circuit 138 may subsequently calculate the erasure locator polynomial, providing the positions of the erasures.
  • the apparatus 150 generally comprises the circuit 102 , a circuit 104 b and the circuit 106 .
  • the circuit 104 b may be a second embodiment of the circuit 104 .
  • the circuit 104 b generally comprises the circuit 122 , a circuit 136 b and the circuit 138 .
  • the circuit 136 b generally comprises a circuit 124 b and a circuit 126 b .
  • a pipeline may be formed by the circuits 122 , 124 b and 126 b , a single stage for each of the circuits. In some embodiments, processing by each of the stages may be completed in a single cycle.
  • the circuits 122 to 138 may represent modules and/or blocks that may be implemented as hardware, software, a combination of hardware and software, or other implementations.
  • a first difference between the circuit 104 b and the circuit 104 a maybe that the circuit 124 b generates the signal FAIL instead of the circuit 126 a .
  • each of the codewords should contain 2t+1 parity symbols and the circuit 122 should provide a set of 2t+1 syndromes in the signal SYN.
  • a second difference may be the absence of the circuit 132 from the circuit 104 b . Since the signal FAIL is determined earlier in the pipeline of the circuit 104 b compared to the circuit 104 a , the buffered codewords may be forgotten after the second pipeline stage.
  • a third difference may be the absence of the signal DELAY 2 in the circuit 104 b . Therefore, the circuit 134 may multiplex the signal DELAY and the signal INPUT into the signal INT.
  • each codeword may be processed several times (iterations) with a maximum number of iterations being no more than t+1.
  • each codeword may be processed without the reliability information. If a given codeword is successfully corrected by the circuit 104 a / 104 b , the work for the given codeword is completed. If the decoding operation fails the first iteration, the codeword may be returned from the circuit 132 ( FIG. 4 ) or 128 ( FIG. 5 ) to the circuit 122 and a next iteration started. In the k th iteration, where k ⁇ 2, 3, . . .
  • the circuit 146 may form 2(k ⁇ 1) erasures.
  • the subsequent decoding operation may take into account the information regarding the 2(k ⁇ 1) erasures identified in the (k ⁇ 1) th iteration. If the decoding operation fails again after t+1 iterations, too many errors may exist in the received codewords to be corrected.
  • FIGS. 6 to 8 generally illustrate an example data flow for a regular case of soft RS decoding where a first codeword is successfully decoded in an initial iteration.
  • a block diagram illustrating the apparatus 150 at an end of a first step in decoding a codeword is shown.
  • a first codeword e.g., CW 1
  • the circuit 122 may begin the first stage of decoding by calculating the syndromes corresponding to the codeword CW 1 .
  • the circuit 128 may buffer the codeword CW 1 and the circuit 140 may sort the reliability information.
  • the circuit 128 generally contains the codeword CW 1 .
  • the circuit 122 has calculated the syndromes for the codeword CW 1 .
  • the circuit 140 has sorted the two reliability arrays of the codeword CW 1 .
  • FIG. 7 a block diagram illustrating the apparatus 150 at the end of a second step in the decoding is shown in which corrections for the codeword CW 1 are successfully calculated.
  • the codeword CW 2 is generally processed by the circuit 122 and buffered in the circuit 128 .
  • the circuit 124 b may processes the syndromes of the codeword CW 1 to calculate the errata polynomial.
  • the circuit 140 may processes the reliability arrays for the codeword CW 2 .
  • the circuit 142 may continue to present a value of 1 in the signal I_COUNT because the codeword CW 1 is still in the initial iteration.
  • the circuit 144 generally receives the signal I_COUNT from the circuit 142 and processes the two arrays to identify the 2 smallest reliability values and the corresponding symbols positions in the codeword CW 1 .
  • the circuit 144 may continue to present no erasure positions in the signal EP because the signal FAIL is deasserted.
  • the circuit 146 may continue forms the signal IS_ERASURE as zero.
  • the circuit 138 may continue to form the signal ELP as the constant 1 .
  • the circuit 128 contains both of the codewords CW 1 and CW 2 .
  • the circuit 122 has calculated the syndromes for the codeword CW 2 .
  • the circuit 124 b has calculated the errata polynomial for the codeword CW 1 and may continue deasserting the signal FAIL, meaning that the degree of the errata polynomial is no more than 2t and no extra errors exist.
  • the circuit 140 has sorted the arrays of the codeword CW 2 .
  • the circuit 144 may have dumped the 2 erasure positions for the codeword CW 1 because the signal FAIL is deasserted.
  • the circuit 122 may begin processing a third codeword (e.g., CW 3 ).
  • the codeword CW 3 may also be buffered in the circuit 128 .
  • the circuit 124 b may process the syndromes of the codeword CW 2 .
  • the circuit 126 b may begin correcting the codeword CW 1 in the third stage.
  • the received symbols of the codeword CW 1 may be passed to the circuit 126 b from the circuit 128 and the errata polynomial may be transferred from the circuit 124 b .
  • the circuit 140 may process the reliability information for the codeword CW 3 .
  • the circuit 142 may generate a value of 1 in the signal I_COUNT to indicate an initial iteration of the codeword CW 2 to the circuit 144 .
  • the circuit 144 may receive the signal I_COUNT from the circuit 142 and processes the two reliability arrays for the codeword CW 2 .
  • the circuit 146 generally initializes the signal IS_ERASURE.
  • the circuit 138 may initialize the error locator polynomial.
  • the circuit 128 generally contains the codewords CW 2 and CW 3 .
  • the circuit 122 has calculated the syndromes for the codeword CW 3 .
  • the circuit 124 b has calculated the errata polynomial for the codeword CW 2 and deassert the signal FAIL.
  • the circuit 126 b has generated the corrected codeword CW 1 .
  • the circuit 140 has sorted (i) the array of 2t smallest reliability values and (ii) the array of positions of symbols of the codeword CW 3 .
  • the circuit 144 may have dumped the 2 erasure positions determined for the codeword CW 2 because the signal FAIL is deasserted.
  • FIGS. 6 and 9 to 11 generally illustrate a data flow for a case of soft RS decoding where the first codeword CW 1 fails the initial decoding.
  • the first step illustrated in FIG. 6 remains the same as before.
  • FIG. 9 a block diagram illustrating the apparatus 150 at the end of the second step is shown in which the codeword CW 1 may fail the decoding operation.
  • a subscript “N” may be used to denote a particular iteration for which the codeword information is related.
  • “CW 1 3 ” generally refers to information related to the third iteration of the codeword CW 1 .
  • the circuit 122 may calculate the syndromes for the codeword CW 2 1 .
  • the circuit 140 may sort the reliability information for the codeword CW 2 1 .
  • the circuit 142 may count the assertion of the signal FAIL related to the codeword CW 1 1 .
  • the circuit 142 may still present a value of 1 in the signal I_COUNT to indicate that the first iteration of the codeword CW 1 1 is still in progress.
  • the circuit 144 may process the reliability arrays and present the 2 most-likely erasure positions in the signal EP in response to the signal FAIL being asserted.
  • the circuit 146 may form the initial signal IS_ERASURE.
  • the circuit 138 may form the initial signal ELP.
  • the circuit 144 has calculated the 2 erasure positions for the codeword CW 1 1 .
  • the circuit 140 has sorted the two reliability arrays for the codeword CW 2 1 .
  • the arrays for the codeword CW 1 1 may be passed from the circuit 144 back to the circuit 140 in the signal R 2 .
  • the circuit 146 may receive the 2 error positions for the codeword CW 1 1 .
  • the codeword CW 1 1 may be presented from an output of the circuit 128 back through the circuit 134 to both an input of the circuit 128 and an input of the circuit 122 (now designated as CW 1 2 ).
  • the circuit 122 may subsequently generate the syndromes for the codeword CW 1 2 a second time.
  • the circuit 124 b may operate on the codeword CW 2 1 independent of any reliability information.
  • the circuit 142 may generate the value of the signal I_COUNT as 1 to indicate a first iteration of the codeword CW 2 1 to the circuit 144 .
  • the circuit 144 may receive the signal I_COUNT and processes the sorted reliability arrays for the codeword CW 2 1 .
  • the circuit 146 may form the signal IS_ERASURE for 2 erasure positions caused by the failure during the initial iteration of the codeword CW 1 1 .
  • the circuit 138 may generate the erasure locator polynomial for the 2 erasures in the codeword CW 1 1 .
  • the circuit 128 generally contains the codewords CW 2 1 and CW 1 2 .
  • the circuit 122 has calculated the syndromes for the codeword CW 1 2 .
  • the circuit 124 b has calculated the errata polynomial for the codeword CW 2 1 and deassert the signal FAIL, meaning that no extra errors were found in the codeword CW 2 1 .
  • the circuit 140 may pass the two reliability arrays the codeword CW 1 2 to the circuit 144 a second time.
  • the circuit 144 may have dumped the 2 erasure positions for the codeword CW 2 1 because the signal FAIL is deasserted.
  • the circuit 122 may calculate the syndromes for a third codeword (e.g., CW 3 1 ).
  • the circuit 124 b may process the syndromes of the codeword CW 1 2 a second time using the erasure locator polynomial (e.g., 2 erasures) calculated during the first iteration of the codeword CW 1 1 .
  • the circuit 126 b may correct any correctable errors found in the codeword CW 2 1 .
  • the circuit 128 may buffer the codeword CW 3 1 and the codeword CW 1 2 .
  • the circuit 140 may sort the reliability arrays for the codeword CW 3 1 .
  • the circuit 144 may determine the 4 most-likely error positions for the codeword CW 1 2 .
  • the circuit 146 may initialize the signal IS_ERASURE to indicate no erasures at the time for the codeword CW 3 1 .
  • the circuit 138 may initialize the error locator polynomial to indicate no erasures during the first iteration of the codeword CW 3 1 .
  • the circuit 124 b may account for the 2 erasures while operating on the syndromes of the codeword CW 1 2 .
  • the circuit 128 may hold the codewords CW 1 2 and CW 3 1 .
  • the circuit 122 has calculated the syndromes for the codeword CW 3 1 .
  • the circuit 124 b has calculated the errata polynomial for the codeword CW 1 2 . If the degree of the errata polynomial for the codeword CW 1 2 is no more than 2t during the second iteration, the circuit 124 b may pass the errata polynomial to the circuit 126 b and deassert the signal FAIL. In response to the deasserted signal FAIL, the circuit 144 may dump the 4 erasure positions determined from the codeword CW 1 2 reliability arrays.
  • the circuit 124 b may again assert the signal FAIL.
  • the circuit 144 generally responses to the second assertion of the signal FAIL by passing (i) the 4 erasure positions to the circuit 146 and (ii) the two reliability arrays for the codeword CW 1 2 back to the circuit 140 .
  • the circuit 126 b has calculated the corrected codeword CW 2 1 .
  • the circuit 140 has sorted the reliability arrays for the codeword CW 3 1 .
  • the circuit 142 has incremented the count for the codeword CW 1 2 .
  • the circuit 146 may initialize the signal IS_ERASURE.
  • the circuit 138 may initialize the erasure locator polynomial, meaning that no erasures are available for the codeword CW 3 1 during the initial iteration.
  • FIGS. 3 to 11 may be implemented using one or more of a conventional general purpose processor, digital computer, microprocessor, microcontroller, RISC (reduced instruction set computer) processor, CISC (complex instruction set computer) processor, SMID (single instruction multiple data) processor, signal processor, central processing unit (CPU), arithmetic logic unit (ALU), video digital signal processor (VDSP) and/or similar computational machines, programmed according to the teachings of the present specification, as will be apparent to those skilled in the relevant art(s).
  • RISC reduced instruction set computer
  • CISC complex instruction set computer
  • SMID single instruction multiple data processor
  • signal processor central processing unit
  • CPU central processing unit
  • ALU arithmetic logic unit
  • VDSP video digital signal processor
  • the present invention may also be implemented by the preparation of ASICs (application specific integrated circuits), Platform ASICs, FPGAs (field programmable gate arrays), PLDs (programmable logic devices), CPLDs (complex programmable logic device), sea-of-gates, RFICs (radio frequency integrated circuits), ASSPs (application specific standard products) or by interconnecting an appropriate network of conventional component circuits, as is described herein, modifications of which will be readily apparent to those skilled in the art(s).
  • ASICs application specific integrated circuits
  • FPGAs field programmable gate arrays
  • PLDs programmable logic devices
  • CPLDs complex programmable logic device
  • sea-of-gates RFICs (radio frequency integrated circuits)
  • ASSPs application specific standard products
  • the present invention thus may also include a computer product which may be a storage medium or media and/or a transmission medium or media including instructions which may be used to program a machine to perform one or more processes or methods in accordance with the present invention.
  • a computer product which may be a storage medium or media and/or a transmission medium or media including instructions which may be used to program a machine to perform one or more processes or methods in accordance with the present invention.
  • Execution of instructions contained in the computer product by the machine, along with operations of surrounding circuitry may transform input data into one or more files on the storage medium and/or one or more output signals representative of a physical object or substance, such as an audio and/or visual depiction.
  • the storage medium may include, but is not limited to, any type of disk including floppy disk, hard drive, magnetic disk, optical disk, CD-ROM, DVD and magneto-optical disks and circuits such as ROMs (read-only memories), RAMS (random access memories), EPROMs (electronically programmable ROMs), EEPROMs (electronically erasable ROMs), UVPROM (ultra-violet erasable ROMs), Flash memory, magnetic cards, optical cards, and/or any type of media suitable for storing electronic instructions.
  • ROMs read-only memories
  • RAMS random access memories
  • EPROMs electroly programmable ROMs
  • EEPROMs electro-erasable ROMs
  • UVPROM ultra-violet erasable ROMs
  • Flash memory magnetic cards, optical cards, and/or any type of media suitable for storing electronic instructions.
  • the elements of the invention may form part or all of one or more devices, units, components, systems, machines and/or apparatuses.
  • the devices may include, but are not limited to, servers, workstations, storage array controllers, storage systems, personal computers, laptop computers, notebook computers, palm computers, personal digital assistants, portable electronic devices, battery powered devices, set-top boxes, encoders, decoders, transcoders, compressors, decompressors, pre-processors, post-processors, transmitters, receivers, transceivers, cipher circuits, cellular telephones, digital cameras, positioning and/or navigation systems, medical equipment, heads-up displays, wireless devices, audio recording, storage and/or playback devices, video recording, storage and/or playback devices, game platforms, peripherals and/or multi-chip modules.
  • the elements of the invention may be implemented in other types of devices to meet the criteria of a particular application.
  • the term “simultaneously” is meant to describe events that share some common time period but the term is not meant to be limited to events that begin at the same point in time, end at the same point in time, or have the same duration.

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Detection And Correction Of Errors (AREA)
US12/612,141 2009-04-30 2009-11-04 Soft reed-solomon decoder based on error-and-erasure reed-solomon decoder Expired - Fee Related US8365054B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
RU2009116361 2009-04-30
RU2009116361/09A RU2009116361A (ru) 2009-04-30 2009-04-30 Декодер кодов рида-соломона с мягким решением на основе декодера кодов рида-соломона с исправлением ошибок и стираний

Publications (2)

Publication Number Publication Date
US20100281344A1 US20100281344A1 (en) 2010-11-04
US8365054B2 true US8365054B2 (en) 2013-01-29

Family

ID=43031315

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/612,141 Expired - Fee Related US8365054B2 (en) 2009-04-30 2009-11-04 Soft reed-solomon decoder based on error-and-erasure reed-solomon decoder

Country Status (2)

Country Link
US (1) US8365054B2 (ru)
RU (1) RU2009116361A (ru)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130019139A1 (en) * 2011-07-13 2013-01-17 Panteleev Pavel A Variable parity encoder
US10879933B2 (en) 2018-04-16 2020-12-29 SK Hynix Inc. Reed solomon decoder and semiconductor device including the same
US11146293B2 (en) * 2020-03-10 2021-10-12 International Business Machines Corporation System and method for optimizing Reed-Solomon decoder for errors and erasures

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8286060B2 (en) * 2008-07-30 2012-10-09 Lsi Corporation Scheme for erasure locator polynomial calculation in error-and-erasure decoder
RU2009119260A (ru) * 2009-05-22 2010-11-27 ЭлЭсАй Корпорейшн (US) Декодер кодов бчх или кодов рида-соломона с модификацией синдромов
KR20120015931A (ko) * 2010-08-13 2012-02-22 삼성전자주식회사 휴대용 전자 장치 및 그것의 디스플레이 미러링 방법

Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5754563A (en) 1995-09-11 1998-05-19 Ecc Technologies, Inc. Byte-parallel system for implementing reed-solomon error-correcting codes
US6047395A (en) * 1998-01-30 2000-04-04 Cirrus Logic, Inc. Error correction processor for correcting a multi-dimensional code by generating an erasure polynomial over one dimension for correcting multiple codewords in another dimension
US6308295B1 (en) * 1996-10-08 2001-10-23 Arizona Board Of Regents Parallel spectral reed-solomon encoder and decoder
US6347389B1 (en) * 1999-03-23 2002-02-12 Storage Technology Corporation Pipelined high speed reed-solomon error/erasure decoder
US6498936B1 (en) 1999-01-22 2002-12-24 Ericsson Inc. Methods and systems for coding of broadcast messages
US20030103582A1 (en) 2001-12-04 2003-06-05 Linsky Stuart T. Selective reed-solomon error correction decoders in digital communication systems
US6851086B2 (en) 2000-03-31 2005-02-01 Ted Szymanski Transmitter, receiver, and coding scheme to increase data rate and decrease bit error rate of an optical data link
US6874115B1 (en) 2000-08-04 2005-03-29 Agere Systems Inc. Multi-mode decoding for digital audio broadcasting and other applications
US6879267B2 (en) 2002-04-26 2005-04-12 Oki Electric Industry Co., Ltd. Soft-output decoder with computation decision unit
US20060236212A1 (en) * 2005-04-14 2006-10-19 Industrial Technology Research Institute High speed hardware implementation of modified reed-solomon decoder
US20060248435A1 (en) * 2005-04-29 2006-11-02 Haratsch Erich F Method and apparatus for iterative error-erasure decoding
US7185259B2 (en) 2001-08-03 2007-02-27 Mitsubishi Denki Kabushiki Kaisha Decoding method and decoding apparatus of product code
US7203893B2 (en) 2003-05-05 2007-04-10 Her Majesty The Queen In Right Of Canada As Represented By The Minister Of Indusrty, Though The Communications Research Centre Canada Soft input decoding for linear codes
US20070204207A1 (en) * 2006-02-10 2007-08-30 Sunplus Technology Co., Ltd. Error correction code decoder
US20070288827A1 (en) 2006-06-07 2007-12-13 Agere Systems Inc. Forward error correction decoding method and apparatus for satellite digital audio radio broadcasting
US20070288833A1 (en) 2006-06-09 2007-12-13 Seagate Technology Llc Communication channel with reed-solomon encoding and single parity check
US20080052609A1 (en) * 2006-08-14 2008-02-28 Chia-Ning Peng Method and apparatus to perform erasure forecasting in communication systems
US7353449B2 (en) 2002-05-08 2008-04-01 Thomson Licensing Method of soft-decision decoding of Reed-Solomon codes
US7409651B2 (en) 2005-08-05 2008-08-05 International Business Machines Corporation Automated migration of analog and mixed-signal VLSI design
US7444582B1 (en) 2004-10-27 2008-10-28 Marvell International Ltd. Architecture and control of reed-solomon error-correction decoding

Patent Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5754563A (en) 1995-09-11 1998-05-19 Ecc Technologies, Inc. Byte-parallel system for implementing reed-solomon error-correcting codes
US6308295B1 (en) * 1996-10-08 2001-10-23 Arizona Board Of Regents Parallel spectral reed-solomon encoder and decoder
US6047395A (en) * 1998-01-30 2000-04-04 Cirrus Logic, Inc. Error correction processor for correcting a multi-dimensional code by generating an erasure polynomial over one dimension for correcting multiple codewords in another dimension
US6498936B1 (en) 1999-01-22 2002-12-24 Ericsson Inc. Methods and systems for coding of broadcast messages
US6347389B1 (en) * 1999-03-23 2002-02-12 Storage Technology Corporation Pipelined high speed reed-solomon error/erasure decoder
US6851086B2 (en) 2000-03-31 2005-02-01 Ted Szymanski Transmitter, receiver, and coding scheme to increase data rate and decrease bit error rate of an optical data link
US6874115B1 (en) 2000-08-04 2005-03-29 Agere Systems Inc. Multi-mode decoding for digital audio broadcasting and other applications
US7185259B2 (en) 2001-08-03 2007-02-27 Mitsubishi Denki Kabushiki Kaisha Decoding method and decoding apparatus of product code
US20030103582A1 (en) 2001-12-04 2003-06-05 Linsky Stuart T. Selective reed-solomon error correction decoders in digital communication systems
US6879267B2 (en) 2002-04-26 2005-04-12 Oki Electric Industry Co., Ltd. Soft-output decoder with computation decision unit
US7353449B2 (en) 2002-05-08 2008-04-01 Thomson Licensing Method of soft-decision decoding of Reed-Solomon codes
US7203893B2 (en) 2003-05-05 2007-04-10 Her Majesty The Queen In Right Of Canada As Represented By The Minister Of Indusrty, Though The Communications Research Centre Canada Soft input decoding for linear codes
US7454690B1 (en) 2004-10-27 2008-11-18 Marvell International Ltd. Architecture and control of reed-solomon list decoding
US7444582B1 (en) 2004-10-27 2008-10-28 Marvell International Ltd. Architecture and control of reed-solomon error-correction decoding
US20060236212A1 (en) * 2005-04-14 2006-10-19 Industrial Technology Research Institute High speed hardware implementation of modified reed-solomon decoder
US20060248435A1 (en) * 2005-04-29 2006-11-02 Haratsch Erich F Method and apparatus for iterative error-erasure decoding
US7409651B2 (en) 2005-08-05 2008-08-05 International Business Machines Corporation Automated migration of analog and mixed-signal VLSI design
US20070204207A1 (en) * 2006-02-10 2007-08-30 Sunplus Technology Co., Ltd. Error correction code decoder
US20070288827A1 (en) 2006-06-07 2007-12-13 Agere Systems Inc. Forward error correction decoding method and apparatus for satellite digital audio radio broadcasting
US20070288833A1 (en) 2006-06-09 2007-12-13 Seagate Technology Llc Communication channel with reed-solomon encoding and single parity check
US20080052609A1 (en) * 2006-08-14 2008-02-28 Chia-Ning Peng Method and apparatus to perform erasure forecasting in communication systems

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Forney, Jr., David G., "Generalized Minimum Distance Decoding", IEEE Transactions on Information Theory, vol. IT-12, No. 2, Apr. 1966, pp. 125-131.
Kamiya, Norifumi, "On Acceptance Criterion for Efficient Successive Errors-and-Erasures Decoding of Reed-Solomon and BCH Codes", IEEE Transactions on Information Theory, vol. 42, No. 5, Sep. 1997, pp. 1477-1488.
Kamiya, Norifumi, "On Multisequence Shift Register Synthesis and Generalized-Minimum-Distance Decoding of Reed-Solomon Codes", Finite Fields and Their Applications 1, 1995, pp. 440-457.
Moon, Todd K., "Error Correction Coding: Mathematical Methods and Algorithms", John Wiley & Sons, Inc. Publisher, 2005, pp. 358-365.

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130019139A1 (en) * 2011-07-13 2013-01-17 Panteleev Pavel A Variable parity encoder
US8775893B2 (en) * 2011-07-13 2014-07-08 Lsi Corporation Variable parity encoder
US10879933B2 (en) 2018-04-16 2020-12-29 SK Hynix Inc. Reed solomon decoder and semiconductor device including the same
US11146293B2 (en) * 2020-03-10 2021-10-12 International Business Machines Corporation System and method for optimizing Reed-Solomon decoder for errors and erasures

Also Published As

Publication number Publication date
RU2009116361A (ru) 2010-11-10
US20100281344A1 (en) 2010-11-04

Similar Documents

Publication Publication Date Title
US10707899B2 (en) Bit-flipping decoder for G-LDPC codes with syndrome-decoding for component codes
US9998148B2 (en) Techniques for low complexity turbo product code decoding
RU2216851C2 (ru) Итеративный декодер и способ итеративного декодирования для коммуникационной системы
JP4036338B2 (ja) 誤りバイト数を制限したバイト内複数スポッティバイト誤り訂正・検出方法及び装置
US7853854B2 (en) Iterative decoding of a frame of data encoded using a block coding algorithm
US10523245B2 (en) Soft decoder for generalized product codes
US10218388B2 (en) Techniques for low complexity soft decoder for turbo product codes
US8365054B2 (en) Soft reed-solomon decoder based on error-and-erasure reed-solomon decoder
US8397143B2 (en) BCH or reed-solomon decoder with syndrome modification
US8640010B2 (en) Decoding apparatus and decoding method
US10439649B2 (en) Data dependency mitigation in decoder architecture for generalized product codes for flash storage
US10484020B2 (en) System and method for parallel decoding of codewords sharing common data
US8621329B2 (en) Reconfigurable BCH decoder
US20170279467A1 (en) Performance optimization in soft decoding of error correcting codes
KR101882620B1 (ko) 신드롬 기반 연판정 bch 복호 장치 및 그 방법
US7810015B2 (en) Decoding with a concatenated error correcting code
US20100031127A1 (en) Scheme for erasure locator polynomial calculation in error-and-erasure decoder
US20170264320A1 (en) Code reconstruction scheme for multiple code rate tpc decoder
US7577893B2 (en) Forward error correction decoding method and apparatus for satellite digital audio radio broadcasting
KR101569637B1 (ko) 테스트 신드롬을 이용한 반복 복호 과정이 없는 연판정 bch 복호 방법 및 장치
US20170194989A1 (en) Techniques for miscorrection detection for constituent codewords in product codes
US8181096B2 (en) Configurable Reed-Solomon decoder based on modified Forney syndromes
TWI645683B (zh) 使用代數碼與ldpc碼的部分聯結編碼系統
US8732543B1 (en) Tensor product codes for flash
JPH1022839A (ja) 軟判定誤り訂正復号方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GASANOV, ELYAR E.;SOKOLOV, ANDREY P.;PANTELEEV, PAVEL A.;AND OTHERS;REEL/FRAME:023468/0301

Effective date: 20090430

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031

Effective date: 20140506

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388

Effective date: 20140814

AS Assignment

Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039

Effective date: 20160201

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039

Effective date: 20160201

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

AS Assignment

Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE

Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047230/0133

Effective date: 20180509

AS Assignment

Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047630/0456

Effective date: 20180905

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20210129