US8330522B2 - Mixer for canceling second-order inter-modulation distortion and associated transconductor circuit - Google Patents

Mixer for canceling second-order inter-modulation distortion and associated transconductor circuit Download PDF

Info

Publication number
US8330522B2
US8330522B2 US13/005,642 US201113005642A US8330522B2 US 8330522 B2 US8330522 B2 US 8330522B2 US 201113005642 A US201113005642 A US 201113005642A US 8330522 B2 US8330522 B2 US 8330522B2
Authority
US
United States
Prior art keywords
coupled
emitter
resistor
transistor
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US13/005,642
Other versions
US20120019304A1 (en
Inventor
Min-Chiao Chen
Shuo Yuan Hsiao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MediaTek Inc
Original Assignee
MStar Semiconductor Inc Taiwan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MStar Semiconductor Inc Taiwan filed Critical MStar Semiconductor Inc Taiwan
Assigned to MSTAR SEMICONDUCTOR, INC. reassignment MSTAR SEMICONDUCTOR, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSIAO, SHUO YUAN, CHEN, MIN-CHIAO
Publication of US20120019304A1 publication Critical patent/US20120019304A1/en
Application granted granted Critical
Publication of US8330522B2 publication Critical patent/US8330522B2/en
Assigned to MEDIATEK INC. reassignment MEDIATEK INC. MERGER (SEE DOCUMENT FOR DETAILS). Assignors: MSTAR SEMICONDUCTOR, INC.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/14—Balanced arrangements
    • H03D7/1425—Balanced arrangements with transistors
    • H03D7/1458—Double balanced arrangements, i.e. where both input signals are differential
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/14—Balanced arrangements
    • H03D7/1425—Balanced arrangements with transistors
    • H03D7/1433—Balanced arrangements with transistors using bipolar transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/14—Balanced arrangements
    • H03D7/1425—Balanced arrangements with transistors
    • H03D7/1491—Arrangements to linearise a transconductance stage of a mixer arrangement
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
    • H03D2200/0041—Functional aspects of demodulators
    • H03D2200/0043—Bias and operating point
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
    • H03D2200/0041—Functional aspects of demodulators
    • H03D2200/0088—Reduction of intermodulation, nonlinearities, adjacent channel interference; intercept points of harmonics or intermodulation products

Definitions

  • the present invention relates to a mixer, and more particularly, to a mixer and associated transconductor circuit, used in a direct conversion receiver for canceling Second-order Inter-Modulation Distortion (IM2).
  • IM2 Second-order Inter-Modulation Distortion
  • FIG. 1 shows a direct conversion receiver 10 , comprising an antenna 11 , a Low-Noise Amplifier (LNA) 12 , a mixer 13 , a Local Oscillator (LO) 14 , a Low Pass Filter (LPF) 15 and an amplifier 16 .
  • LNA Low-Noise Amplifier
  • LPF Low Pass Filter
  • a Radio Frequency (RF) signal is received by the antenna 11 , and amplified by the LNA 12 , then down-converted to a baseband signal directly by the mixer 13 . Thereafter, the baseband signal is filtered by LPF 15 and amplified by the amplifier 16 , then sent to the backend circuit for Analog-Digital Conversion (not shown).
  • RF Radio Frequency
  • the LO 14 generates an oscillation signal, of which the frequency is f LO , and the frequency f LO is a RF carrier frequency supplied to the mixer 13 for converting the RF signal to the baseband signal directly.
  • the direct conversion receiver 10 need not convert the RF signal to an Intermediate Frequency (IF) signal and then convert the IF signal to the baseband signal, so it is also referred to as a “Zero-IF Receiver.” Because there is no IF conversion, the direct conversion receiver 10 has two important advantages besides saving a set of mixers. One advantage is that there is no image signal interference, and thus an Image-Rejection Filter is not needed.
  • the Low Pass Filter (LPF) 15 and the amplifier 16 may be integrated into a single IC and replace an external Surface Acoustic Wave filter (SAW filter) required by a traditional receiver. Therefore, the direct conversion receiver 10 has several advantages including higher integration, lower complexity and lower cost.
  • LPF Low Pass Filter
  • SAW filter Surface Acoustic Wave filter
  • the direct conversion receiver 10 also has some disadvantages, such as second-order inter-modulation distortion, DC offset, flick noise, etc.
  • the second-order inter-modulation distortion is mainly caused by feedtrough, as shown in FIG. 2A .
  • Two strong interference signals are very close to the receiving channel, and they are all in the range of the band-pass filter.
  • An interference signal around the DC is generated when the two interference signals pass through the low noise amplifier (LNA) 211 . Then, the interference signal around the DC passes through a mixer 212 . If the mixer 212 is an ideal mixer, the interference signal around the DC will be converted into a higher spectrum by the mixer 212 . But an actual mixer has feedtrough, so that the output of the mixer 212 includes an interference signal around the DC. As shown in FIG.
  • the LO leakage is inputted to the LNA 221 and the mixer 222 because isolation between the components is not perfect. Therefore, a DC offset will be generated and interfere with the baseband signal.
  • the non-linear characteristic and low frequency conversion gain of the transconductor circuit in a mixer also strengthen the IM2 effect. Therefore, it is an important issue to cancel IM2 when designing a direct conversion receiver.
  • the present disclosure provides a negative feedback circuit for adjusting the input signal of the transconductor circuit in a mixer to overcome this problem.
  • FIG. 3 shows a Gilbert mixer circuit in accordance with the prior art.
  • the Gilbert mixer 30 comprises a transconductor circuit 31 , a switch quad circuit 32 and a load circuit 33 .
  • the load circuit 33 includes two parallel connected resistors R C1 , R C2 . More specifically, the first ends of the resistor R C1 and the resistor R C2 are coupled to a voltage source Vcc, and the second ends of the resistor R C1 and the resistor R C2 are respectively coupled to the differential out ends of the switch quad circuit 32 .
  • the switch quad circuit 32 includes NPN bipolar junction transistors (BJT) Q 3 , Q 4 , Q 5 , Q 6 .
  • BJT NPN bipolar junction transistors
  • the collector of the BJT Q 3 and the collector of the BJT Q 5 are coupled to the second end of the resistor R C1
  • the collector of the BJT Q 4 and the collector of the BJT Q 6 are coupled to the second end of the resistor R C2
  • the base end of the BJT Q 3 is coupled to the base end of the BJT Q 6
  • the base end of the BJT Q 4 is coupled to the base end of the BJT Q 5 .
  • Differential LO signals f LO are respectively inputted to the base ends of the BJT Q 3 and the BJT Q 4 .
  • the emitter end of the BJT Q 3 is coupled to the emitter end of the BJT Q 4 to form a first current path
  • the emitter end of the BJT Q 5 is coupled to the emitter end of the BJT Q 6 to form a second current path.
  • the transconductor circuit 31 includes NPN BJTs Q 1 , Q 2 .
  • the collector end of the BJT Q 1 is coupled to the first current path of the switch quad circuit 32
  • the collector end of the BJT Q 2 is coupled to the second current circuit of the switch quad circuit 32 .
  • the base ends of the BJTs Q 1 and Q 2 respectively receive the voltage signal Vin + and Vin ⁇ .
  • the emitter ends of the BJTs Q 1 and Q 2 are respectively coupled to first ends of the resistors R E1 and R E2 .
  • the second or other ends of the resistors R E1 and R E2 are coupled to ground.
  • the transconductor circuit 31 transforms the input voltage Vin (i.e., differential input signals Vin + and Vin ⁇ ) to the current signal Ib.
  • the current signal Ib is transformed to a frequency-converted current signal by the first current path and the second current path of the switch quad circuit 32 controlled by the local oscillation signal f LO . Then, the frequency-converted current signal is transformed to an output voltage at the out end of the circuit.
  • ⁇ 1 represents the common-base current gain of the BJT Q 1
  • ⁇ 2 represents the common-base current gain of the BJT Q 2 .
  • IM2 distortion causes serious interference to the original signal in the mixer. Therefore, it is an important issue to cancel the IM2 in a direct conversion receiver, and the present disclosure provides a negative feedback circuit for adjusting the input signal of the transconductor circuit in a mixer to resolve this problem.
  • a transconductor circuit is used in a mixer for canceling second-order inter-modulation distortion.
  • the transconductor comprises a first transistor and a second transistor, and a negative feedback circuit.
  • the first transistor and second transistor are used for receiving differential input signals, wherein the base (gate) ends of the first transistor and the second transistor are respectively coupled to a first input end and a second input end.
  • the negative feedback circuit comprises an input end and an output end, and is used for adjusting the voltage of the base (gate) ends of the first and second transistors according to a difference between a reference voltage and a detected voltage between the emitter (source) ends of the first and second transistors, wherein the input end is coupled to the emitter (source) ends of the first and second transistors, and the output end is coupled to the base (gate) ends of the first and second transistors.
  • a mixer is used for canceling second-order inter-modulation distortion according to another embodiment.
  • the mixer comprises a load circuit, a switch circuit, a transconductor circuit, and a negative feedback circuit.
  • the switch circuit coupled to the load circuit, comprises a first current path and a second current path.
  • the transconductor comprises a first transistor and a second transistor, and is used for receiving a differential input signal, wherein the collector (drain) ends of the first and second transistors are respectively coupled to the first current path and the second current path and the base (gate) ends of the first and second transistors are respectively coupled to a first input end and a second input end.
  • the negative feedback circuit comprises an input end and an output end, and is used for adjusting the voltage of the base (gate) ends of the first and second transistors according to a difference between a reference voltage and a detected voltage of the emitter (source) ends of the first and second transistors, wherein the input end is coupled to the emitter (source) ends of the first and second transistors and the output end is coupled to the base (gate) ends of the first and second transistors.
  • FIG. 1 is a schematic diagram of a direct conversion receiver.
  • FIGS. 2A and 2B are schematic diagrams of second-order inter-modulation distortion.
  • FIG. 3 is a circuit diagram of a mixer in accordance with the prior art.
  • FIG. 4 is a schematic diagram of a circuit of a mixer according to an embodiment of the present disclosure.
  • FIG. 4 is a circuit diagram of a mixer of the present disclosure.
  • the mixer 40 comprises a transconductor circuit 41 , a switch circuit 42 and a load circuit 43 .
  • the load circuit 43 includes resistors R C1 and R C2 . Specifically, the first ends of the two resistors R C1 and R C2 are coupled to a voltage source Vcc, and the second ends are coupled to the out end of the switch circuit 42 .
  • the switch circuit 42 includes NPN BJTs Q 3 , Q 4 , Q 5 and Q 6 .
  • the collector ends of the BJT Q 3 and BJT Q 5 are coupled to the second ends of the resistor R C1 , and the collector ends of the BJT Q 4 and BJT Q 6 are coupled to the second end of the resistor R C2 . Furthermore, the base end of BJT Q 3 is coupled to the base end of the BJT Q 6 , and the base end of the BJT Q 4 is coupled to the base end of the BJT Q 5 .
  • Differential LO signals f LO are respectively inputted to the base ends of the BJT Q 3 and the BJT Q 4 .
  • the emitter end of the BJT Q 3 is coupled to the emitter end of the BJT Q 4 to form a first current path
  • the emitter end of the BJT Q 5 is coupled to the emitter end of the BJT Q 6 to form a second current path.
  • the transconductor circuit 41 includes NPN BJTs Q 1 and Q 2 , resistors R E1 and R E2 , capacitors C B1 and C B2 , and a negative feedback circuit 411 .
  • the collector end of the BJT Q 1 is coupled to the first current path of the switch circuit 42
  • the collector end of the BJT Q 2 is coupled to the second current circuit of the switch circuit 42 .
  • the base ends of the BJTs Q 1 and Q 2 are respectively coupled to first ends of the capacitors C B1 and C B2
  • second ends of the capacitor C B1 and C B2 are respectively coupled to a differential input signal Vin + and Vin ⁇ .
  • the capacitors C B1 and C B2 are used for DC isolation from the mixer.
  • the emitter ends of the BJTs Q 1 and Q 2 are respectively coupled to one end of the resistor R E1 and R E2 , and the other ends of the resistors R E1 and R E2 are coupled to ground.
  • the negative feedback circuit includes an operational amplifier 4111 , a reference voltage generating circuit 4112 , a feedback voltage generating circuit 4113 and a bias circuit 4114 . More specifically, the positive input end of the operational amplifier 4111 is coupled to a reference voltage V REF generated by the reference voltage generating circuit 4112 , the negative input end of the operational amplifier 4111 is coupled to the feedback voltage generating circuit 4113 , and the output end of the operational amplifier is coupled to the bias circuit 4114 .
  • the reference voltage generating circuit 4112 comprises of a reference current source I REF and a resistor R REF in series. The other end of the reference current source I REF is coupled to the voltage source Vcc, and the other end of the resistor R REF is coupled to the ground.
  • the feedback voltage generating circuit 4113 is used for detecting the average voltage between the emitter end of the BJT Q 1 and the emitter end of the BJT Q 2 , and filtering out the RF signal and comprises resistors R CC1 and R CC2 , and a capacitor C CC .
  • One end of the resistor R CC1 is coupled to the emitter end of the BJT Q 1 , and the other end is coupled to the feedback voltage end V EE .
  • One end of the resistor R Cc2 is coupled to the emitter end of the BJT Q 2 , and the other end is also coupled to the feedback voltage end V EE .
  • One end of the capacitor C CC is coupled to ground, and the other end is coupled to the feedback voltage end V EE .
  • V EE 1 ⁇ 2*( V E1 — IM2 +V E2 — IM2 )
  • V E1 — IM2 1/ ⁇ 1 *I C1 — IM2 *R E1
  • V E2 — IM2 1/ ⁇ 2 *I C2 — IM2 *R E2
  • the bias circuit 4114 is used for adjusting the input signal of the mixer to cancel the IM2.
  • the bias circuit 4114 comprises resistors R B1 and R B2 .
  • One end of the resistor R B1 is coupled to the base end of the BJT Q 1 , the other end is coupled to the output end of the operational amplifier 4111 ; and one end of the resistor R B2 is coupled to the base end of the BJT Q 2 , the other end is coupled to the output end of the operational amplifier 4111 .
  • the bias circuit 4114 adjusts the differential input signals.
  • B fb (( ⁇ +1) R E )/( R B +( ⁇ +1)( R E +r e ))
  • r e the small-signal equivalent resistor of the emitter ends of the BJTs Q 1 and Q 2 .
  • the mixer 40 of the present disclosure can cancel the IM2 by using the feedback voltage generating circuit 4113 to eliminate the additional input current resulted from the IM2.
  • the transistors in the embodiment are NPN BJTs.
  • the transistors need not be limited to NPN BJTs.
  • other components such as PNP BJTs, N-type FETs or P-type FETs may employed instead.

Abstract

A transconductor circuit used in a mixer for canceling second-order inter-modulation distortion includes a first transistor and a second transistor, of which the base (gate) ends coupled to a first input end and a second input end, for receiving a differential input signal; and a negative feedback circuit, of which the input end coupled to the emitter (source) ends of the first transistor and the second transistor, of which the out end coupled to the base (gate) ends of the first transistor and the second transistor, for adjusting the voltage of the base (gate) of the first transistor and the second transistor according to the difference between a reference voltage and the detected voltage of the emitter (source) of the first transistor and the second transistor.

Description

CROSS REFERENCE TO RELATED PATENT APPLICATION
This patent application is based on Taiwan, R.O.C. patent application No. 99124203 filed on 22 Jul. 2010.
FIELD OF THE INVENTION
The present invention relates to a mixer, and more particularly, to a mixer and associated transconductor circuit, used in a direct conversion receiver for canceling Second-order Inter-Modulation Distortion (IM2).
BACKGROUND OF THE INVENTION
In wireless transceiver, the mixer is widely used to be a frequency conversion element. FIG. 1 shows a direct conversion receiver 10, comprising an antenna 11, a Low-Noise Amplifier (LNA) 12, a mixer 13, a Local Oscillator (LO) 14, a Low Pass Filter (LPF) 15 and an amplifier 16. A Radio Frequency (RF) signal is received by the antenna 11, and amplified by the LNA 12, then down-converted to a baseband signal directly by the mixer 13. Thereafter, the baseband signal is filtered by LPF 15 and amplified by the amplifier 16, then sent to the backend circuit for Analog-Digital Conversion (not shown). The LO 14 generates an oscillation signal, of which the frequency is fLO, and the frequency fLO is a RF carrier frequency supplied to the mixer 13 for converting the RF signal to the baseband signal directly. The direct conversion receiver 10 need not convert the RF signal to an Intermediate Frequency (IF) signal and then convert the IF signal to the baseband signal, so it is also referred to as a “Zero-IF Receiver.” Because there is no IF conversion, the direct conversion receiver 10 has two important advantages besides saving a set of mixers. One advantage is that there is no image signal interference, and thus an Image-Rejection Filter is not needed. The other advantage is that the Low Pass Filter (LPF) 15 and the amplifier 16 may be integrated into a single IC and replace an external Surface Acoustic Wave filter (SAW filter) required by a traditional receiver. Therefore, the direct conversion receiver 10 has several advantages including higher integration, lower complexity and lower cost.
But the direct conversion receiver 10 also has some disadvantages, such as second-order inter-modulation distortion, DC offset, flick noise, etc. The second-order inter-modulation distortion is mainly caused by feedtrough, as shown in FIG. 2A. Two strong interference signals are very close to the receiving channel, and they are all in the range of the band-pass filter. An interference signal around the DC is generated when the two interference signals pass through the low noise amplifier (LNA) 211. Then, the interference signal around the DC passes through a mixer 212. If the mixer 212 is an ideal mixer, the interference signal around the DC will be converted into a higher spectrum by the mixer 212. But an actual mixer has feedtrough, so that the output of the mixer 212 includes an interference signal around the DC. As shown in FIG. 2B, the LO leakage is inputted to the LNA 221 and the mixer 222 because isolation between the components is not perfect. Therefore, a DC offset will be generated and interfere with the baseband signal. In addition, the non-linear characteristic and low frequency conversion gain of the transconductor circuit in a mixer also strengthen the IM2 effect. Therefore, it is an important issue to cancel IM2 when designing a direct conversion receiver. The present disclosure provides a negative feedback circuit for adjusting the input signal of the transconductor circuit in a mixer to overcome this problem.
FIG. 3 shows a Gilbert mixer circuit in accordance with the prior art. The Gilbert mixer 30 comprises a transconductor circuit 31, a switch quad circuit 32 and a load circuit 33. The load circuit 33 includes two parallel connected resistors RC1, RC2. More specifically, the first ends of the resistor RC1 and the resistor RC2 are coupled to a voltage source Vcc, and the second ends of the resistor RC1 and the resistor RC2 are respectively coupled to the differential out ends of the switch quad circuit 32. The switch quad circuit 32 includes NPN bipolar junction transistors (BJT) Q3, Q4, Q5, Q6. Specifically, the collector of the BJT Q3 and the collector of the BJT Q5 are coupled to the second end of the resistor RC1, and the collector of the BJT Q4 and the collector of the BJT Q6 are coupled to the second end of the resistor RC2. Furthermore, the base end of the BJT Q3 is coupled to the base end of the BJT Q6, and the base end of the BJT Q4 is coupled to the base end of the BJT Q5. Differential LO signals fLO are respectively inputted to the base ends of the BJT Q3 and the BJT Q4. Moreover, the emitter end of the BJT Q3 is coupled to the emitter end of the BJT Q4 to form a first current path, and the emitter end of the BJT Q5 is coupled to the emitter end of the BJT Q6 to form a second current path.
The transconductor circuit 31 includes NPN BJTs Q1, Q2. Specifically, the collector end of the BJT Q1 is coupled to the first current path of the switch quad circuit 32, and the collector end of the BJT Q2 is coupled to the second current circuit of the switch quad circuit 32. The base ends of the BJTs Q1 and Q2 respectively receive the voltage signal Vin+ and Vin−. Furthermore, the emitter ends of the BJTs Q1 and Q2 are respectively coupled to first ends of the resistors RE1 and RE2. The second or other ends of the resistors RE1 and RE2 are coupled to ground.
The transconductor circuit 31 transforms the input voltage Vin (i.e., differential input signals Vin+ and Vin−) to the current signal Ib. The current signal Ib is transformed to a frequency-converted current signal by the first current path and the second current path of the switch quad circuit 32 controlled by the local oscillation signal fLO. Then, the frequency-converted current signal is transformed to an output voltage at the out end of the circuit.
Because the transconductor circuit 31 consists of NPN BJTs Q1, Q2, the relationship curve between the voltage and the current is an exponential curve, and not a linear curve. Therefore, there will be IM2 current generated in the mixer, and external voltages will appear at the emitters of the BJTs Q1 and Q2, which are expressed as follows:
V E1 — IM2=1/α1 *I C1 — IM2 *R E1
V E2 — IM2=1/α1 *I C2 — IM2 *R E2
Wherein, α1 represents the common-base current gain of the BJT Q1; α2 represents the common-base current gain of the BJT Q2.
IM2 distortion causes serious interference to the original signal in the mixer. Therefore, it is an important issue to cancel the IM2 in a direct conversion receiver, and the present disclosure provides a negative feedback circuit for adjusting the input signal of the transconductor circuit in a mixer to resolve this problem.
SUMMARY OF THE INVENTION
In accordance with one embodiment of the present invention, a transconductor circuit is used in a mixer for canceling second-order inter-modulation distortion. The transconductor comprises a first transistor and a second transistor, and a negative feedback circuit. The first transistor and second transistor are used for receiving differential input signals, wherein the base (gate) ends of the first transistor and the second transistor are respectively coupled to a first input end and a second input end. The negative feedback circuit comprises an input end and an output end, and is used for adjusting the voltage of the base (gate) ends of the first and second transistors according to a difference between a reference voltage and a detected voltage between the emitter (source) ends of the first and second transistors, wherein the input end is coupled to the emitter (source) ends of the first and second transistors, and the output end is coupled to the base (gate) ends of the first and second transistors.
A mixer is used for canceling second-order inter-modulation distortion according to another embodiment. The mixer comprises a load circuit, a switch circuit, a transconductor circuit, and a negative feedback circuit. The switch circuit, coupled to the load circuit, comprises a first current path and a second current path. The transconductor comprises a first transistor and a second transistor, and is used for receiving a differential input signal, wherein the collector (drain) ends of the first and second transistors are respectively coupled to the first current path and the second current path and the base (gate) ends of the first and second transistors are respectively coupled to a first input end and a second input end. The negative feedback circuit, comprises an input end and an output end, and is used for adjusting the voltage of the base (gate) ends of the first and second transistors according to a difference between a reference voltage and a detected voltage of the emitter (source) ends of the first and second transistors, wherein the input end is coupled to the emitter (source) ends of the first and second transistors and the output end is coupled to the base (gate) ends of the first and second transistors.
The advantages and spirit related to the present invention can be further understood via the following detailed description and drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram of a direct conversion receiver.
FIGS. 2A and 2B are schematic diagrams of second-order inter-modulation distortion.
FIG. 3 is a circuit diagram of a mixer in accordance with the prior art.
FIG. 4 is a schematic diagram of a circuit of a mixer according to an embodiment of the present disclosure.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
FIG. 4 is a circuit diagram of a mixer of the present disclosure. The mixer 40 comprises a transconductor circuit 41, a switch circuit 42 and a load circuit 43. The load circuit 43 includes resistors RC1 and RC2. Specifically, the first ends of the two resistors RC1 and RC2 are coupled to a voltage source Vcc, and the second ends are coupled to the out end of the switch circuit 42. The switch circuit 42 includes NPN BJTs Q3, Q4, Q5 and Q6. The collector ends of the BJT Q3 and BJT Q5 are coupled to the second ends of the resistor RC1, and the collector ends of the BJT Q4 and BJT Q6 are coupled to the second end of the resistor RC2. Furthermore, the base end of BJT Q3 is coupled to the base end of the BJT Q6, and the base end of the BJT Q4 is coupled to the base end of the BJT Q5. Differential LO signals fLO are respectively inputted to the base ends of the BJT Q3 and the BJT Q4. Moreover, the emitter end of the BJT Q3 is coupled to the emitter end of the BJT Q4 to form a first current path, and the emitter end of the BJT Q5 is coupled to the emitter end of the BJT Q6 to form a second current path.
The transconductor circuit 41 includes NPN BJTs Q1 and Q2, resistors RE1 and RE2, capacitors CB1 and CB2, and a negative feedback circuit 411. The collector end of the BJT Q1 is coupled to the first current path of the switch circuit 42, and the collector end of the BJT Q2 is coupled to the second current circuit of the switch circuit 42. The base ends of the BJTs Q1 and Q2 are respectively coupled to first ends of the capacitors CB1 and CB2, and second ends of the capacitor CB1 and CB2 are respectively coupled to a differential input signal Vin+ and Vin−. The capacitors CB1 and CB2 are used for DC isolation from the mixer. Furthermore, the emitter ends of the BJTs Q1 and Q2 are respectively coupled to one end of the resistor RE1 and RE2, and the other ends of the resistors RE1 and RE2 are coupled to ground.
The negative feedback circuit includes an operational amplifier 4111, a reference voltage generating circuit 4112, a feedback voltage generating circuit 4113 and a bias circuit 4114. More specifically, the positive input end of the operational amplifier 4111 is coupled to a reference voltage VREF generated by the reference voltage generating circuit 4112, the negative input end of the operational amplifier 4111 is coupled to the feedback voltage generating circuit 4113, and the output end of the operational amplifier is coupled to the bias circuit 4114.
The reference voltage generating circuit 4112 is used for generating a reference voltage VREF. If the components are matching, that is, the characteristic of the BJT Q1 is identical to that of the BJT Q2, and the resistor RE1 is equal to the resistor RE1, the reference voltage VREF is equal to the voltage of the emitter ends of the transistor Q1 and Q2, i.e. VREF=VE1=VE2. In the preferred embodiment, the reference voltage generating circuit 4112 comprises of a reference current source IREF and a resistor RREF in series. The other end of the reference current source IREF is coupled to the voltage source Vcc, and the other end of the resistor RREF is coupled to the ground. In this situation, the equation of the reference voltage VREF is as VREF=IREF*RREF. Taking the power consumption into consideration, the preferred embodiment can reduce the preset current value of the reference current source (IREF=1/n*IE1=1/n*IE2) by using the larger resistor RREF, such as RREF=nRE1=nE2.
The feedback voltage generating circuit 4113 is used for detecting the average voltage between the emitter end of the BJT Q1 and the emitter end of the BJT Q2, and filtering out the RF signal and comprises resistors RCC1 and RCC2, and a capacitor CCC. One end of the resistor RCC1 is coupled to the emitter end of the BJT Q1, and the other end is coupled to the feedback voltage end VEE. One end of the resistor RCc2 is coupled to the emitter end of the BJT Q2, and the other end is also coupled to the feedback voltage end VEE. One end of the capacitor CCC is coupled to ground, and the other end is coupled to the feedback voltage end VEE. Finally, the feedback voltage end VEE is coupled to the operational amplifier 4111. Assume RCC1, RCC2>>RE1, RE2, the feedback voltage VEE is expressed as follows:
V EE=½*(V E1 — IM2 +V E2 — IM2)
Wherein,
VE1 — IM2=1/α1*IC1 — IM2*RE1
VE2 — IM2=1/α2*IC2 — IM2*RE2
The bias circuit 4114 is used for adjusting the input signal of the mixer to cancel the IM2. The bias circuit 4114 comprises resistors RB1 and RB2. One end of the resistor RB1 is coupled to the base end of the BJT Q1, the other end is coupled to the output end of the operational amplifier 4111; and one end of the resistor RB2 is coupled to the base end of the BJT Q2, the other end is coupled to the output end of the operational amplifier 4111. According to the adjusting signal from the operational amplifier, the bias circuit 4114 adjusts the differential input signals.
Therefore, assuming that the gain of the operational amplifier 4111 is Av in the IM2 frequency band, the common-emitter current gain β of the BJT Q1 is equal to that of the BJT Q2, RE1=RE2=RE, and RB=RB2=RB, the change of the collector current of the BJTs Q1 and Q2 caused by the operational amplifier 4111 can be expressed as follows:
I C1 — IM2 — Cancellation=(−A vβfb/(1+A vβfb))*I C1 — IM2
I C2 — IM2 — Cancellation=(−A vβfb/(1+A vβfb))*I C2 — IM2
Wherein,
B fb=((β+1)R E)/(R B+(β+1)(R E +r e))
β: the common-emitter current gain
re: the small-signal equivalent resistor of the emitter ends of the BJTs Q1 and Q2.
According to the above equations, we can know that the mixer 40 of the present disclosure can cancel the IM2 by using the feedback voltage generating circuit 4113 to eliminate the additional input current resulted from the IM2.
The transistors in the embodiment are NPN BJTs. However, The transistors need not be limited to NPN BJTs. Those skilled in the art will appreciate that other components such as PNP BJTs, N-type FETs or P-type FETs may employed instead.
While the invention has been described in terms of what is presently considered to be the most practical and preferred embodiments, it is to be understood that the invention needs not to be limited to the above embodiments. On the contrary, it is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims which are to be accorded with the broadest interpretation so as to encompass all such modifications and similar structures.

Claims (20)

1. A transconductor circuit used in a mixer for canceling second-order inter-modulation distortion, comprising:
a first transistor and a second transistor for receiving differential input signals, wherein the base (gate) ends of the first transistor and the second transistor are respectively coupled to a first input end and a second input end; and
a negative feedback circuit having an input end and an output end, for adjusting the voltage at the base (gate) ends of the first and second transistors according to a difference between a reference voltage and a detected voltage between the emitter (source) ends of the first and second transistors, wherein the input end is coupled to the emitter (source) ends of the first and second transistors, and the output end is coupled to the base (gate) ends of the first and second transistors.
2. The transconductor circuit as claimed in claim 1, wherein the negative feedback circuit comprises:
a reference voltage generating circuit, for generating the reference voltage determined by the emitter (source) voltages of the first and second transistors without considering second-order inter-modulation distortion influence;
a feedback voltage generating circuit, for detecting the emitter (source) voltages of the first and second transistors to generate the detected voltage;
an operational amplifier, for comparing the reference voltage with the detected voltage to generate an adjusting signal, wherein the positive end of the operational amplifier is coupled to the reference voltage generating circuit, and the negative end of the operational amplifier is coupled to the feedback voltage generating circuit; and
a bias circuit, coupled to the operational amplifier, for adjusting the differential input signal according to the adjusting signal.
3. The transconductor circuit as claimed in claim 2, further comprising:
a first input capacitor, coupled between the first transistor and the first input end; and
a second input capacitor, coupled between the second transistor and the second input end.
4. The transconductor circuit as claimed in claim 2, wherein the feedback voltage generating circuit comprises:
a first resistor, one end of the first resistor is coupled to the emitter (source) end of the first transistor and the other end is coupled to the negative input end of the operational amplifier;
a second resistor, one end of the second resistor is coupled to the emitter (source) end of the second transistor and the other end is coupled to the negative input end of the operational amplifier; and
a capacitor, one end of the capacitor is coupled to ground and the other end is coupled to the negative input end of the operational amplifier.
5. The transconductor circuit as claimed in claim 2, wherein the bias circuit comprises:
a first bias resistor, one end of the first bias resistor is coupled to the base (gate) end of the first transistor and the other end is coupled to the out end of the operational amplifier; and
a second bias resistor, one end of the second bias resistor is coupled to the base (gate) end of the second transistor and the other end is coupled to the out end of the operational amplifier.
6. The transconductor circuit as claimed in claim 2, further comprising:
a first emitter (source) resistor, one end of the first emitter resistor is coupled to the emitter (source) end of the first transistor and the other end is coupled to ground; and
a second emitter (source) resistor, one end of the second emitter resistor is coupled to the emitter (source) end of the second transistor and the other end is coupled to ground.
7. The transconductor circuit as claimed in claim 6, wherein the reference voltage generating circuit comprises:
a reference resistor, one end of the reference resistor is coupled to ground and the other end is coupled to the positive input end of the operational amplifier; and
a reference current source, coupled to the positive input end of the operational amplifier, for providing a predetermined current to generate the reference voltage.
8. The transconductor circuit as claimed in claim 7, wherein the reference resistor and the predetermined current are predetermined by the emitter (source) voltage of the first and second transistors without considering second-order inter-modulation distortion influence.
9. The transconductor circuit as claimed in claim 7, wherein the reference resistor is larger than both of the first and second emitter (source) resistors.
10. The transconductor circuit as claimed in claim 1, wherein the first and second transistors are one of BJTs and FETs.
11. A mixer for canceling second-order inter-modulation distortion, comprising:
a load circuit;
a switch circuit, coupled to the load circuit, comprising a first current path and a second current path; and
a transconductor circuit comprising a first transistor and a second transistor, for receiving a differential input signal, wherein the collector (drain) ends of the first and second transistors are respectively coupled to the first current path and the second current path and the base (gate) ends of the first and second transistors are respectively coupled to a first input end and a second input end; and
a negative feedback circuit, comprising an input end and an output end, for adjusting the voltage at the base (gate) ends of the first and second transistors according to a difference between a reference voltage and a detected voltage at the emitter (source) ends of the first and second transistors, wherein the input end is coupled to the emitter (source) ends of the first and second transistors and the output end is coupled to the base (gate) ends of the first and second transistors.
12. The mixer as claimed in claim 11, wherein the negative feedback circuit comprises:
a reference voltage generating circuit, for generating the reference voltage determined by the emitter (source) voltage of the first and second transistor without considering second-order inter-modulation distortion influence;
a feedback voltage generating circuit, for detecting the emitter (source) voltage of the first and second transistors to generate the detected voltage;
an operational amplifier, for comparing the reference voltage with the detected voltage to generate an adjusting signal, wherein the positive end of the operational amplifier is coupled to the reference voltage generating circuit, and the negative end of the operational amplifier is coupled to the feedback voltage generating circuit; and
a bias circuit, coupled to the operational amplifier, for adjusting the differential input signal according to the adjusting signal.
13. The mixer as claimed in claim 12, wherein, the transconductor circuit further comprising:
a first input capacitor, coupled between the first transistor and the first input end; and
a second input capacitor, coupled between the second transistor and the second input end.
14. The mixer as claimed in claim 12, wherein the feedback voltage generating circuit comprises
a first resistor, one end of the first resistor is coupled to the emitter (source) end of the first transistor and the other end is coupled to the negative input end of the operational amplifier;
a second resistor, one end of the second resistor is coupled to the emitter (source) end of the second transistor and the other end is coupled to the negative input end of the operational amplifier; and
a capacitor, one end of the capacitor is coupled to ground and the other end is coupled to the negative input end of the operational amplifier.
15. The mixer as claimed in claim 12, wherein the bias circuit comprises:
a first bias resistor, one end of the first bias resistor is coupled to the base (gate) end of the first transistor and the other end is coupled to the out end of the operational amplifier; and
a second bias resistor, one end of the second bias resistor is coupled to the base (gate) end of the second transistor and the other end is coupled to the out end of the operational amplifier.
16. The mixer as claimed in claim 12, wherein the transconductor further comprises:
a first emitter (source) resistor, one end of the first emitter resistor is coupled to the emitter (source) end of the first transistor and the other end is coupled to ground; and
a second emitter (source) resistor, one end of the second emitter resistor is coupled to the emitter (source) end of the second transistor and the other end is coupled to ground.
17. The mixer as claimed in claim 16, wherein the reference voltage generating circuit comprises:
a reference resistor, one end of the reference resistor is coupled to ground and the other end is coupled to the positive input end of the operational amplifier; and
a reference current source, coupled to the positive input end of the operational amplifier, for providing a predetermined current to generate the reference voltage.
18. The mixer as claimed in claim 17, wherein the reference resistor and the predetermined current are predetermined by the emitter (source) voltage of the first and second transistors without considering second-order inter-modulation distortion influence.
19. The mixer as claimed in claim 17, wherein the reference resistor is larger than both of the first and second emitter (source) resistors.
20. The mixer as claimed in claim 11, whereins the first and second transistor are one of BJTs and FET.
US13/005,642 2010-07-22 2011-01-13 Mixer for canceling second-order inter-modulation distortion and associated transconductor circuit Active 2031-01-29 US8330522B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW099124203 2010-07-22
TW99124203A 2010-07-22
TW099124203A TWI439044B (en) 2010-07-22 2010-07-22 A mixer for canceling second-order inter-modulation distortion and associated transconductor circuit

Publications (2)

Publication Number Publication Date
US20120019304A1 US20120019304A1 (en) 2012-01-26
US8330522B2 true US8330522B2 (en) 2012-12-11

Family

ID=45493118

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/005,642 Active 2031-01-29 US8330522B2 (en) 2010-07-22 2011-01-13 Mixer for canceling second-order inter-modulation distortion and associated transconductor circuit

Country Status (2)

Country Link
US (1) US8330522B2 (en)
TW (1) TWI439044B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130135048A1 (en) * 2011-11-25 2013-05-30 Electronics And Telecommunications Research Institute Radio frequency receiver
TWI664821B (en) * 2018-05-29 2019-07-01 瑞昱半導體股份有限公司 Frequency down-converter with high immunity to blocker and method thereof

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8165553B2 (en) * 2010-01-06 2012-04-24 Hong Kong Applied Science and Technology Research Institute Company Limited Current-matching intermodulation suppression
TWI549422B (en) * 2014-09-12 2016-09-11 Univ Nat Chi Nan Mixed circuit
US11385267B2 (en) 2019-02-14 2022-07-12 Psemi Corporation Power detector with wide dynamic range
US10862480B2 (en) * 2019-02-14 2020-12-08 Psemi Corporation Controlled active resistance

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5221909A (en) * 1992-04-30 1993-06-22 Raytheon Company Active load biasing circuit
US6594504B1 (en) * 1999-09-03 2003-07-15 Stmicroelectronics S.A. Frequency transposition device having low local oscillator signal leakage and corresponding leakage reduction process
US20050174167A1 (en) * 2004-02-11 2005-08-11 Nokia Corporation Method and apparatus providing cancellation of second order intermodulation distortion and enhancement of second order intercept point (IIP2) in common source and common emitter transconductance circuits
US7280815B2 (en) * 2002-08-28 2007-10-09 Stmicroelectronics S.A. Process for control of standby currents in a direct conversion type of frequency transposition device, and corresponding device
US20080042726A1 (en) * 2006-06-20 2008-02-21 Stmicroelectronics Sa Mixer amplifier and radiofrequency front-end circuit
US20080180156A1 (en) * 2007-01-30 2008-07-31 Mstar Semiconductor, Inc. Mixer circuit
US7773969B2 (en) * 2006-09-19 2010-08-10 Infineon Technologies Ag Current converter, frequency mixer, radiofrequency transmission system and method for frequency mixing
US20100327941A1 (en) * 2009-06-26 2010-12-30 Bae Systems Information And Electronic Systems Integration Inc. Transimpedance Amplifier Input Stage Mixer
US7973587B2 (en) * 2007-09-27 2011-07-05 Mstar Semiconductor, Inc. Transconductor having high linearity and programmable gain and mixer using the same

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5221909A (en) * 1992-04-30 1993-06-22 Raytheon Company Active load biasing circuit
US6594504B1 (en) * 1999-09-03 2003-07-15 Stmicroelectronics S.A. Frequency transposition device having low local oscillator signal leakage and corresponding leakage reduction process
US7280815B2 (en) * 2002-08-28 2007-10-09 Stmicroelectronics S.A. Process for control of standby currents in a direct conversion type of frequency transposition device, and corresponding device
US20050174167A1 (en) * 2004-02-11 2005-08-11 Nokia Corporation Method and apparatus providing cancellation of second order intermodulation distortion and enhancement of second order intercept point (IIP2) in common source and common emitter transconductance circuits
US20080042726A1 (en) * 2006-06-20 2008-02-21 Stmicroelectronics Sa Mixer amplifier and radiofrequency front-end circuit
US7773969B2 (en) * 2006-09-19 2010-08-10 Infineon Technologies Ag Current converter, frequency mixer, radiofrequency transmission system and method for frequency mixing
US20080180156A1 (en) * 2007-01-30 2008-07-31 Mstar Semiconductor, Inc. Mixer circuit
US7973587B2 (en) * 2007-09-27 2011-07-05 Mstar Semiconductor, Inc. Transconductor having high linearity and programmable gain and mixer using the same
US20100327941A1 (en) * 2009-06-26 2010-12-30 Bae Systems Information And Electronic Systems Integration Inc. Transimpedance Amplifier Input Stage Mixer

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130135048A1 (en) * 2011-11-25 2013-05-30 Electronics And Telecommunications Research Institute Radio frequency receiver
US8774747B2 (en) * 2011-11-25 2014-07-08 Electronics And Telecommunications Research Institute Radio frequency receiver
TWI664821B (en) * 2018-05-29 2019-07-01 瑞昱半導體股份有限公司 Frequency down-converter with high immunity to blocker and method thereof

Also Published As

Publication number Publication date
TW201206052A (en) 2012-02-01
TWI439044B (en) 2014-05-21
US20120019304A1 (en) 2012-01-26

Similar Documents

Publication Publication Date Title
US7356317B2 (en) Adaptive-biased mixer
US8577322B1 (en) Signal mixer having a single-ended input and a differential output
US8330522B2 (en) Mixer for canceling second-order inter-modulation distortion and associated transconductor circuit
US7415260B2 (en) Current-mode direct conversion receiver
US8041327B2 (en) Wideband resistive input mixer with noise-cancelled impedance
US8750818B2 (en) Signal processing circuit with circuit induced noise cancellation
US7577418B2 (en) Sub-harmonic mixer and down converter with the same
US8520785B2 (en) Multimode receiver with a translational loop for input matching
US8280338B2 (en) Mixer cell with a dynamic bleed circuit
US20050282510A1 (en) Linear mixer with current amplifier
JP2008295063A (en) Circuit for linearizing electronic device
US7774019B2 (en) RF input transconductor stage
JP2005533375A (en) Direct conversion receiver using vertical bipolar junction transistor implemented in deep n-well CMOS process
CN109004905B (en) Up-conversion mixer with balun
CN102347730B (en) Mixer for eliminating second-order inter-modulation distortion and relevant transconductor circuit of mixer
US7298203B2 (en) Amplification system capable of reducing DC offset
Huang et al. A WiMAX receiver with variable bandwidth of 2.5-20 MHz and 93 dB dynamic gain range in 0.13-μm CMOS process
US7221916B2 (en) Signal enhancement device for phase lock loop oscillator
CN113300729B (en) Zero intermediate frequency receiver and correction method thereof
US7395035B2 (en) Up-conversion mixing system with high carrier suppression
Wang et al. Design of wideband sub-harmonic receiver front-end using 0.18-µm BiCMOS technology
Zito A novel low‐power receiver topology for RF and microwave applications
US7911276B1 (en) Transconductor circuit
Nam et al. A Wideband Sub-㎓ Receiver Front-end Supporting High Sensitivity and Selectivity Mode
US20040082307A1 (en) Mixer circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: MSTAR SEMICONDUCTOR, INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, MIN-CHIAO;HSIAO, SHUO YUAN;SIGNING DATES FROM 20101228 TO 20110113;REEL/FRAME:025630/0358

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: MEDIATEK INC., TAIWAN

Free format text: MERGER;ASSIGNOR:MSTAR SEMICONDUCTOR, INC.;REEL/FRAME:050665/0001

Effective date: 20190124

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8