US8188896B2 - Digital converter for processing resolver signal - Google Patents

Digital converter for processing resolver signal Download PDF

Info

Publication number
US8188896B2
US8188896B2 US12/873,587 US87358710A US8188896B2 US 8188896 B2 US8188896 B2 US 8188896B2 US 87358710 A US87358710 A US 87358710A US 8188896 B2 US8188896 B2 US 8188896B2
Authority
US
United States
Prior art keywords
output
unit
resolver
sin
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/873,587
Other versions
US20110090104A1 (en
Inventor
Kuniaki Sata
Makoto Shinohara
Eiji Sato
Hajime Tsuchiya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2009241243A external-priority patent/JP5342982B2/en
Priority claimed from JP2009243536A external-priority patent/JP5361658B2/en
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TSUCHIYA, HAJIME, SATA, KUNIAKI, SATO, EIJI, SHINOHARA, MAKOTO
Publication of US20110090104A1 publication Critical patent/US20110090104A1/en
Application granted granted Critical
Publication of US8188896B2 publication Critical patent/US8188896B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/48Servo-type converters
    • H03M1/485Servo-type converters for position encoding, e.g. using resolvers or synchros

Definitions

  • Embodiments described herein relate generally to a digital converter for processing a signal from a resolver attached to a rotating apparatus.
  • a resolver is widely used to detect a rotational angle of a rotating apparatus such as a rotor of a motor.
  • a sine wave excitation signal sin ⁇ t is inputted to the resolver, it outputs two output signals obtained by amplitude-modulating the excitation signal according to a rotational angle ⁇ of a rotating apparatus.
  • the excitation signal means a magnetic energization signal.
  • the two output signals are an alternating current signal sin ⁇ sin ⁇ t and an alternating current signal cos ⁇ sin ⁇ t, where t is time.
  • a digital converter calculates the alternating current signals sin ⁇ sin ⁇ t, cos ⁇ sin ⁇ t which are inputted from the resolver, and outputs an output angle ⁇ as digital data.
  • the control deviation ⁇ is generated as follows. Values of cos ⁇ and sin ⁇ corresponding to the output angle ⁇ are read from a table. The input signal sin ⁇ sin ⁇ t and the input signal cos ⁇ sin ⁇ t are multiplied by the cos ⁇ and sin ⁇ , respectively. Then, one of the two signals obtained by the multiplication are subtracted from the other, and sin ( ⁇ ) ⁇ sin ⁇ t is calculated according to the following expression.
  • the obtained signal sin( ⁇ ) ⁇ sin ⁇ t is synchronously detected using a synchronization clock generated from the excitation signal sin ⁇ t.
  • the excitation signal component is removed from the obtained signal sin( ⁇ ) ⁇ sin ⁇ t, and the control deviation ⁇ is obtained.
  • a data sheet of Analog Devices, Inc. having the URL shown below discloses a digital converter which converts two inputted signals sin ⁇ sin ⁇ t and cos ⁇ sin ⁇ t from analog to digital and performs the entire signal processing after the conversion digitally.
  • the above analog-to-digital conversion may be performed using a successive approximation AD converter of 10 to 12 bits, for example.
  • the successive approximation AD converter has a low conversion speed of approximately 2 to 8 ⁇ s.
  • the successive approximation AD converter includes an analog element such as an analog comparator in the interior so that it causes difficulty in increasing the number of bits in order to achieve a higher precision.
  • Such a digital converter has difficulty in performing signal processing at high speed and with high precision.
  • An angular velocity v can be obtained by integrating the control deviation ⁇ .
  • the output angle ⁇ can be obtained by further integrating the angular velocity v.
  • cos ⁇ and sin ⁇ corresponding to the output angle ⁇ are read from the table, and the obtained cos ⁇ and sin ⁇ are fed back to an input side.
  • Such a feedback loop requires two integrator units. In a case where the feedback loop is composed of the integrator units only, the feedback control system may become unstable.
  • Japanese Patent Application Publication No. 2005-147729 discloses a digital converter which improves the problem caused by the above-described delay time. This digital converter calculates a delay time of an alternating current signal outputted from the resolver. Based on the calculated delay time, a calculated rotational angle is corrected.
  • the delay time of the alternating current signal is calculated only when the resolver is halted. Therefore, in the case where the delay time is changed due to a change of temperature, for example, while the resolver operates, correction of the rotational angle is difficult in accordance with the change of the delay time.
  • FIG. 1 is a block diagram illustrating a structure of a digital converter according to a first embodiment
  • FIG. 2 is a diagram illustrating examples of input/output signal waveforms of a resolver
  • FIG. 3 is a block diagram illustrating an example of a structure of a ⁇ AD converter
  • FIG. 4 is a waveform diagram illustrating relationship between an excitation signal and a synchronization signal
  • FIG. 5 is a block diagram illustrating an example of a structure of an angular velocity calculation unit of the digital converter according to the first embodiment
  • FIG. 6 is a block diagram illustrating a feedback loop of the digital converter according to the first embodiment, using transfer functions
  • FIG. 7 is a block diagram illustrating an example of a structure of a digital converter according to a second embodiment
  • FIG. 8 is a diagram illustrating relationship between an alternating current signal outputted from the resolver and an excitation signal outputted from the digital converter according to the second embodiment
  • FIG. 9 is a block diagram illustrating an example of a structure of a measurement unit arranged in the digital converter according to the second embodiment.
  • FIG. 10 is an explanatory diagram illustrating operation of the measurement unit shown in FIG. 9 ;
  • FIG. 11 is a diagram illustrating zero points of the alternating current signals outputted from the resolver
  • FIG. 12 is a block diagram illustrating an example of a structure of a variable delay unit arranged in the digital converter according to the second embodiment.
  • FIG. 13 is a diagram illustrating examples of operation waveforms of the digital converter according to the second embodiment.
  • a digital converter is provided to process two output signals of a resolver attached to a rotating apparatus. These two output signals are converted into digital signals by first and second ⁇ AD converters.
  • First and second multiplication units receive the digital signals outputted from the first and second ⁇ AD converters.
  • a subtraction unit subtracts outputs of the first and second multiplication units.
  • a synchronous detection unit synchronously detects the output of the subtraction unit based on a synchronization signal.
  • An angular velocity calculation unit adjusts a proportional gain of an output of the synchronous detection unit, compensates the phase of the output of the synchronous detection unit, and calculates the angular velocity of the rotating apparatus.
  • a rotational angle calculation unit calculates the rotational angle of the rotating apparatus by integrating the angular velocity.
  • a cosine output unit and a sine output unit output a cosine and a sine corresponding to the obtained rotational angle to the first and second multiplication units, respectively.
  • a digital converter is provided to process two output signals of a resolver attached to a rotating apparatus.
  • An excitation signal generation unit generates an excitation signal to be provided to the resolver.
  • First and second AD converters converts the two output signals into digital signals, respectively.
  • First and second multiplication units receive the digital signals outputted from the first and second AD converters, respectively.
  • a subtraction unit subtracts outputs of the first and second multiplication units.
  • a synchronous detection unit detects the output of the subtraction unit synchronously.
  • An angular velocity calculation unit adjusts a proportional gain of an output of the synchronous detection unit, compensates the phase of the output of the synchronous detection unit, and calculates the angular velocity of the rotating apparatus.
  • a rotational angle calculation unit calculates the rotational angle of the rotating apparatus by integrating the angular velocity.
  • a cosine output unit and a sine output unit outputs a cosine and a sine corresponding to the obtained rotational angle to the first and second multiplication units, respectively.
  • a measurement unit measures phase delay time of the signals corresponding to the two output signals of the resolver with respect to the excitation signal.
  • a variable delay unit delays the excitation signal according to the phase delay time calculated by the measurement unit, and inputs the delayed excitation signal to the synchronous detection unit as a synchronization signal.
  • a first embodiment will be described with reference to FIG. 1 .
  • FIG. 1 is a block diagram illustrating an example of a structure of a digital converter according to the first embodiment.
  • the digital converter according to the embodiment is provided with ⁇ AD (Analog-Digital) converters 1 A, 1 B, multiplication units 2 A, 2 B, a subtraction unit 3 , a synchronization signal generation unit 4 , a synchronous detection unit 5 , an angular velocity calculation unit 6 , a rotational angle calculation unit 7 , a cosine table 8 serving as a cosine output unit, and a sine table 9 serving as a sine output unit.
  • ⁇ AD Analog-Digital
  • the AD converters 1 A, 1 B respectively receive output signals S 1 , S 2 , i.e., alternating current signals sent from a resolver attached to a rotating apparatus.
  • the multiplication units 2 A, 2 B receive outputs from the ⁇ AD converters 1 A, 1 B.
  • the subtraction unit 3 subtracts the output of the multiplication unit 2 B from the output of the multiplication unit 2 A.
  • the synchronization signal generation unit 4 generates a synchronization signal SS based on an excitation signal RS to be given to the resolver.
  • the synchronous detection unit 5 detects the output of the subtraction unit 3 synchronously, using the synchronization signal SS.
  • the angular velocity calculation unit 6 calculates an angular velocity v of the rotating apparatus from the output of the synchronous detection unit 5 .
  • the rotational angle calculation unit 7 calculates the rotational angle ⁇ of the rotating apparatus by causing an integrator unit 71 to integrate the angular velocity v calculated by the angular velocity calculation unit 6 .
  • the cosine table 8 outputs a cosine function value cos ⁇ of the calculated rotational angle ⁇ to the multiplication unit 2 A.
  • the sine table 9 outputs a sine function value sin ⁇ of the calculated rotational angle ⁇ to the multiplication unit 2 B.
  • FIG. 2 illustrates an example of the signal waveform of the excitation signal RS inputted to the resolver, and illustrates examples of the signal waveforms of the outputs S 1 , S 2 from the resolver.
  • FIG. 2 shows the case where a sine wave signal sin ⁇ t represented by an angular frequency ⁇ and a time t is inputted as the excitation signal RS.
  • the output signals S 1 , S 2 of the resolver are inputted to the ⁇ AD converters 1 A, 1 B, respectively, and are converted into digital signals.
  • FIG. 3 illustrates an example of a structure of the ⁇ AD converters 1 A, 1 B.
  • the example is provided with a ⁇ modulator 11 , a low-pass filter 12 , and a decimation filter 13 .
  • the ⁇ modulator 11 samples an inputted analog signal using an oversampling frequency fos which is larger than an original sampling frequency, and outputs a pulse density modulation signal of a high speed.
  • the low-pass filter 12 removes a high frequency noise from the output of the ⁇ modulator 11 .
  • the decimation filter 13 decimates the output data of the low-pass filter 12 , and outputs data having the original sampling rate.
  • the number of output bits of the ⁇ AD converters 1 A, 1 B is determined by a decimation ratio of the decimation filter 13 , i.e., an oversampling ratio which is a ratio between the oversampling rate of the ⁇ modulator 11 and the original sampling rate.
  • the output of the of ⁇ AD converters 1 A, 1 B can be 16 bits.
  • the number of output bits can be increased more.
  • the output of the of ⁇ AD converter 1 A is inputted to the multiplication unit 2 A. Then, the multiplication unit 2 A multiplies the output of the ⁇ AD converter 1 A by the cosine function value cos ⁇ .
  • the cosine function value cos ⁇ corresponds to the rotational angle ⁇ calculated previously and is feedback inputted from the cosine table 8 .
  • the multiplication unit 2 A outputs (sin ⁇ sin ⁇ t) ⁇ cos ⁇ .
  • the output of the of ⁇ AD converter 1 B is inputted to the multiplication unit 2 B. Then, the multiplication unit 2 B multiplies the output of the ⁇ AD converter 1 B by the sine function value sin ⁇ .
  • the sine function value sin ⁇ corresponds to the rotational angle ⁇ calculated previously and is feedback inputted from the sine table 9 .
  • the multiplication unit 2 B outputs (cos ⁇ sin ⁇ t) ⁇ sin ⁇ .
  • the subtraction unit 3 subtracts the output of the multiplication unit 2 B from the output of the multiplication unit 2 A, and outputs sin( ⁇ ) ⁇ sin ⁇ t as follows.
  • the synchronization signal generation unit 4 generates the synchronization signal SS based on the excitation signal RS to be inputted to the resolver.
  • FIG. 4 illustrates a relationship between the excitation signal RS and the synchronization signal SS.
  • the synchronization signal SS is a timing pulse signal outputted in each cycle of the excitation signal RS.
  • the synchronization signal SS includes a series of pulses which are produced respectively after a constant time period from zero points of the excitation signal RS.
  • the reason for avoiding the zero points of the excitation signal RS is to prevent the outputs S 1 , S 2 of the resolver from becoming zero and to avoid that detection of the rotational angle ⁇ is incapable.
  • each of the pulses of the timing pulse signal can be produced by detecting that the excitation signal RS is a sufficiently large positive or negative value.
  • the synchronous detection unit 5 samples the output of the subtraction unit 3 using the synchronization signal SS, and synchronously detects the output in synchronization with the excitation signal RS. As a result, the component of the excitation signal RS is removed from the output of the subtraction unit 3 , and the synchronous detection unit 5 outputs sin( ⁇ ).
  • the angular velocity calculation unit 6 calculates the angular velocity v of a rotating body of the rotating apparatus by integrating the control deviation ⁇ .
  • the rotational angle calculation unit 7 calculates the rotational angle ⁇ of the rotating apparatus by causing the integrator unit 71 to integrate the angular velocity v calculated by the angular velocity calculation unit 6 .
  • the integrator unit alone gives the feedback gain of the feedback loop constituted by the angular velocity calculation unit 6 , the rotational angle calculation unit 7 , and the cosine table 8 or the sine table 9 . Accordingly, the system may become unstable due to oscillation at a specific frequency, for example.
  • a feedback gain of a proportional element is inserted into the angular velocity calculation unit 6 , so as to stabilize the system.
  • FIG. 5 is an example of the structure of the angular velocity calculation unit 6 .
  • the angular velocity calculation unit 6 includes an integrator unit 61 , a proportional gain adjusting unit 62 , and an adding unit 63 .
  • the integrator unit 61 integrates the received control deviation ⁇ .
  • the proportional gain adjusting unit 62 adjusts the proportional gain with respect to the control deviation ⁇ .
  • the adding unit 63 adds the output of the integrator unit 61 and the output of the proportional gain adjusting unit 62 , and outputs the angular velocity v.
  • FIG. 6 is a block diagram illustrating the feedback loop of the digital converter according to the embodiment, using transfer functions.
  • K(s) of the control system shown in FIG. 6 is represented as the following expression.
  • K ( s ) ( Kp+Ki/s ) ⁇ 1 /s
  • the integrator unit 61 detects angular velocity, and the proportional gain adjusting unit 62 performs phase compensation.
  • the angular velocity calculation unit 6 performs a PI control (proportional plus integration control). Therefore, the feedback loop according to the embodiment can operate stably.
  • the ⁇ AD converter converts the signal inputted from the resolver into digital data. Accordingly, the conversion speed of the analog to digital conversion can be increased to about 1 ⁇ s. Therefore, the error between the actual rotational angle ⁇ of the rotor of the motor and the outputted rotational angle ⁇ can be reduced, compared with a slow successive approximation AD converter. Further, the ⁇ AD converter enables analog to digital conversion with a high precision of 16 bits or more.
  • FIG. 7 is a block diagram illustrating an example of a structure of a digital converter according to a second embodiment.
  • the digital converter includes an excitation signal generation unit 101 , AD converters 102 A, 102 B, multiplication units 103 A, 103 B, a subtraction unit 104 , a synchronous detection unit 105 , an angular velocity calculation unit 106 , a rotational angle calculation unit 107 , a cosine table 108 serving as a cosine output unit, and a sine table 109 serving as a sine output unit.
  • the excitation signal generation unit 101 generates an excitation signal RS to be provided to a resolver attached to a rotating apparatus.
  • the AD converters 102 A, 102 B receive outputs S 1 , S 2 from the resolver respectively.
  • the multiplication units 103 A, 103 B receive an output D 1 of the AD converter 102 A and an output D 2 of the AD converter 102 B, respectively.
  • the subtraction unit 104 subtracts the output of the multiplication unit 103 B from the output of the multiplication unit 103 A.
  • the synchronous detection unit 105 detects the output of the subtraction unit 104 synchronously, using a synchronization signal SS based on the excitation signal RS.
  • the angular velocity calculation unit 106 calculates an angular velocity v of the rotating apparatus by integrating the output of the synchronous detection unit 105 .
  • the rotational angle calculation unit 107 calculates a rotational angle ⁇ of the rotating apparatus by integrating the angular velocity v calculated by the angular velocity calculation unit 106 .
  • the cosine table 108 outputs a cosine function value cos ⁇ of the rotational angle ⁇ calculated by the rotational angle calculation unit 107 to the multiplication unit 103 A.
  • the sine table 109 outputs a sine function value sin ⁇ of the rotational angle ⁇ calculated by the rotational angle calculation unit 107 to the multiplication unit 103 B.
  • FIG. 8 illustrates relationship between a waveform of the excitation signal RS generated by the excitation signal generation unit 101 , a resolver excitation wave, and waveforms of the output signals S 1 , S 2 outputted from the resolver.
  • the excitation signal RS is a rectangular wave.
  • the excitation signal RS is converted into a sine wave sin ⁇ t by an external filter (not shown), and is provided to the resolver as the excitation wave.
  • the following two output signals S 1 , S 2 are outputted from the resolver.
  • the output signals S 1 , S 2 are obtained by amplitude-modulating the excitation wave sin ⁇ t according to the rotational angle ⁇ of the rotating apparatus.
  • S 1 sin ⁇ sin ⁇ t
  • S 2 cos ⁇ sin ⁇ t
  • phase delay time is denoted as DT in FIG. 8 .
  • the output signals S 1 , S 2 of the resolver are inputted to the AD converters 102 A, 102 B, respectively, and are converted into digital signals.
  • the output signal D 1 of the AD converter 102 A is inputted to the multiplication unit 103 A. Then, the multiplication unit 103 A multiplies the output signal D 1 by a cosine function value cos ⁇ , which corresponds to the rotational angle ⁇ calculated previously and is feedback inputted from the cosine table 108 . As a result, the multiplication unit 103 A outputs (sin ⁇ sin ⁇ t) ⁇ cos ⁇ .
  • the output signal D 2 of the AD converter 102 B is inputted to the multiplication unit 103 B.
  • the multiplication unit 103 B multiplies the output signal D 2 by a sine function value sin ⁇ , which corresponds to the rotational angle ⁇ calculated previously and is feedback inputted from the sine table 109 .
  • the multiplication unit 103 B outputs (cos ⁇ sin ⁇ t) ⁇ sin ⁇ .
  • the subtraction unit 104 subtracts the output signal of the multiplication unit 103 B from the output signal of the multiplication unit 103 A, and outputs a signal sin( ⁇ ) ⁇ sin ⁇ t as follows.
  • the synchronous detection unit 105 samples the output of the subtraction unit 104 using the synchronization signal SS, and detects the output synchronously in synchronization with the excitation signal RS.
  • the component of the excitation signal RS is removed from the output signal of the subtraction unit 104 as a result of the synchronous detection, and the synchronous detection unit 105 outputs sin( ⁇ ).
  • the angular velocity calculation unit 106 calculates the angular velocity v of the rotating apparatus by integrating the control deviation ⁇ .
  • the rotational angle calculation unit 107 calculates the rotational angle ⁇ of the rotating apparatus by integrating the angular velocity v calculated by the angular velocity calculation unit 106 .
  • the digital converter according to the embodiment outputs the rotational angle ⁇ as the calculation result according to the rotational angle ⁇ of the rotating apparatus.
  • the synchronous detection unit 105 performs the synchronous detection in order to remove the excitation signal component included in the output signals S 1 , S 2 given by the resolver.
  • the phase difference of the phase delay time DT occurs between the excitation signal RS and the output signals S 1 , S 2 given by the resolver as shown in FIG. 8 .
  • a measurement unit 201 and a variable delay unit 202 are arranged in the embodiment.
  • the measurement unit 201 measures the phase delay time between the excitation signal RS and the output signal S 1 or S 2 of the resolver.
  • the variable delay unit 202 delays the excitation signal RS by a time period corresponding to the phase delay time DT calculated by the measurement unit 201 .
  • the variable delay unit 202 outputs the delayed excitation signal RS as a synchronization signal SS 1 which is inputted to the synchronous detection unit 105 .
  • FIG. 9 illustrates an example of a structure of the measurement unit 201 .
  • the measurement unit 201 is provided with zero point detection units 211 A, 211 B, a switch 212 , and a counter 213 .
  • the zero point detection unit 211 A detects a zero point of an amplitude level of the output signal D 1 outputted from the AD converter 102 A corresponding to the output S 1 signal given by the resolver, and outputs a zero point detection signal Z 1 .
  • the zero point detection unit 211 B detects a zero point of an amplitude level of the output signal D 2 outputted from the AD converter 102 B corresponding to the output signal S 2 given by the resolver, and outputs a zero point detection signal Z 2 .
  • the switch 212 outputs one of the zero point detection signal Z 1 , Z 2 selectively as a zero point detection signal Z according to a switching signal from a control unit 214 .
  • the control unit 214 compares the outputs S 1 , S 2 from the resolver, and selects one of the zero point detection signals Z 1 , Z 2 based on one of the output signal D 1 , D 2 of the AD converter 102 A, 102 B which corresponds to one of the outputs S 1 , S 2 indicating a larger amplitude.
  • the counter 213 starts counting at a rising edge of the excitation signal RS, and stops counting when the zero point detection signal Z is outputted.
  • the counter 213 performs counting based on a high frequency clock signal CK.
  • the counter 213 outputs a count value obtained by counting from the start of counting to the end of counting, as the phase delay time DT.
  • FIG. 10 illustrates operation timing of the measurement unit 1 shown in FIG. 9 .
  • the counter 213 starts counting in response to the rising edge of the excitation signal RS, and stops counting when a zero point of an amplitude level of the output S 1 of the resolver is detected, for example.
  • FIG. 10 An analog waveform of the resolver output signal S 1 is illustrated in FIG. 10 for easy understanding of zero point detection. However, actually, the zero point detection unit 211 A performs zero point detection by detecting whether the output D 1 of the AD converter 102 A is zero or not.
  • phase delay time DT can be basically measured by detecting a zero point of any one of the output signal S 1 and the output signal S 2 of the resolver.
  • the zero point detection is performed while switching the outputs S 1 , S 2 of the resolver.
  • the reason why the zero point detection is performed for both of the outputs S 1 , S 2 of the resolver will be described below.
  • the zero point detection is performed for both of the outputs S 1 , S 2 of the resolver, and prevents errors from occurring in the zero point detection.
  • FIG. 12 illustrates an example of a structure of the variable delay unit 202 .
  • the variable delay unit 202 is provided with a multiple stage delay unit 221 with taps and a tap switching unit 222 .
  • the multiple stage delay unit 221 has delay circuits D 11 to D 1 n to delay the excitation signal RS sequentially, and outputs the delayed signals to taps T 1 to Tn of the delay circuits D 11 to D 1 n .
  • the tap switching unit 222 switches the taps T 1 to Tn to be outputted from the multiple stage delay unit 221 according to the magnitude of the phase delay time DT outputted from the measurement unit 201 , and outputs a synchronization signal SS 1 .
  • a synchronization signal SS 1 is obtained by switching the taps T 1 to Tn with the tap switching unit 222 .
  • the synchronization signal SS 1 can be outputted with delay from the excitation signal RS according to the phase delay time DT.
  • FIG. 13 is a diagram illustrating correction of the phase of the synchronization signal SS 1 according to the change of the phase delay time DT of the output signals S 1 , S 2 of the resolver.
  • FIG. 13 shows an example where the phase delay time of the output signals S 1 , S 2 of the resolver changes from a period DT 1 to a period DT 2 .
  • the phase delay time of the output signals S 1 , S 2 of the resolver with respect to the excitation signal RS can be measured under operation of the resolver.
  • the phase of the synchronization signal SS 1 to be inputted to the synchronous detection unit 105 can be corrected according to the phase delay time based on the obtained measurement output.
  • the phase of the synchronization signal SS 1 can be corrected according to the change of the phase delay time.
  • the sensitivity of the synchronous detection performed by the synchronous detection unit 105 is not lowered, and the calculation precision of the rotational angle performed by the rotational angle calculation unit 107 is not deteriorated.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Transmission And Conversion Of Sensor Element Output (AREA)

Abstract

According to one embodiment, a digital converter is provided to process output signals of a resolver attached to a rotating apparatus. These output signals are converted into digital signals by ΔΣ AD converters. Multiplication units receive the digital signals outputted from the ΔΣ AD converters. A subtraction unit subtracts the outputs of the multiplication units. A synchronous detection unit detects the output of the subtraction unit based on a synchronization signal synchronously. An angular velocity calculation unit adjusts a proportional gain of an output of the synchronous detection unit, compensates the phase thereof, and calculates the angular velocity of the rotating apparatus. A rotational angle calculation unit calculates a rotational angle by integrating the angular velocity. Cosine and sine output units output a cosine and a sine corresponding to the obtained rotational angle to the multiplication units, respectively.

Description

CROSS-REFERENCE TO RELATED APPLICATION(S)
This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2009-241243 filed on Oct. 20, 2009 and Japanese Patent Application No. 2009-243536 filed on Oct. 22, 2009, the entire contents of which are incorporated herein by reference.
FIELD
Embodiments described herein relate generally to a digital converter for processing a signal from a resolver attached to a rotating apparatus.
BACKGROUND
A resolver is widely used to detect a rotational angle of a rotating apparatus such as a rotor of a motor. When a sine wave excitation signal sin ωt is inputted to the resolver, it outputs two output signals obtained by amplitude-modulating the excitation signal according to a rotational angle θ of a rotating apparatus. The excitation signal means a magnetic energization signal. The two output signals are an alternating current signal sin θ·sin ωt and an alternating current signal cos θ·sin ωt, where t is time.
A digital converter calculates the alternating current signals sin θ·sin ωt, cos θ·sin ωt which are inputted from the resolver, and outputs an output angle φ as digital data. Japanese Patent Application Publication No. 2008-219756 (page 4, FIG. 1) discloses a tracking-type digital converter. In the digital converter, an output angle φ is fed back to an input side, and a control deviation ε=sin(θ−φ) is generated. The output angle φ is controlled so that the control deviation ε may become zero.
The control deviation ε is generated as follows. Values of cos φ and sin φ corresponding to the output angle φ are read from a table. The input signal sin θ·sin ωt and the input signal cos θ·sin ωt are multiplied by the cos φ and sin φ, respectively. Then, one of the two signals obtained by the multiplication are subtracted from the other, and sin (θ−φ)·sin ωt is calculated according to the following expression.
( sin θ · sin ω t ) · cos ϕ - ( cos θ · sin ω t ) · sin ϕ = ( sin θ · cos ϕ - cos θ · sin ϕ ) sin ω t = sin ( θ - ϕ ) · sin ω t
The obtained signal sin(θ−φ)·sin ωt is synchronously detected using a synchronization clock generated from the excitation signal sin ωt. As a result, the excitation signal component is removed from the obtained signal sin(θ−φ)·sin ωt, and the control deviation ε is obtained.
A data sheet of Analog Devices, Inc. having the URL shown below discloses a digital converter which converts two inputted signals sin θ·sin ωt and cos θ·sin ωt from analog to digital and performs the entire signal processing after the conversion digitally.
http://www.analog.com/static/imported-files/jp/data_sheets/AD2S1205_jp.pdf>
The above analog-to-digital conversion may be performed using a successive approximation AD converter of 10 to 12 bits, for example. In general, the successive approximation AD converter has a low conversion speed of approximately 2 to 8 μs. When a position of a rotational object whose rotational angle is to be detected is changed during the analog-to-digital conversion processing, a large error may occur between the actual rotational angle θ of the rotational object and the output angle φ of the digital converter.
Moreover, the successive approximation AD converter includes an analog element such as an analog comparator in the interior so that it causes difficulty in increasing the number of bits in order to achieve a higher precision.
Accordingly, such a digital converter has difficulty in performing signal processing at high speed and with high precision.
Further, in such a digital converter, the control deviation ε=sin(θ−φ) obtained by the synchronous detection can be regarded almost as ε=(θ−φ) when (θ−φ) is small. An angular velocity v can be obtained by integrating the control deviation ε. The output angle φ can be obtained by further integrating the angular velocity v. Then, cos φ and sin φ corresponding to the output angle φ are read from the table, and the obtained cos φ and sin φ are fed back to an input side. Such a feedback loop requires two integrator units. In a case where the feedback loop is composed of the integrator units only, the feedback control system may become unstable.
On the other hand, when a delay time exists between the excitation signal and the alternating current signal from the resolver, the phase of the synchronization detection may be shifted, and the sensitivity of the synchronous detection may be reduced. As a result, an error occurs in calculation of the rotational angle, and the precision of the outputted data of the rotational angle is lowered.
Japanese Patent Application Publication No. 2005-147729 (pages 3 to 6, FIG. 1) discloses a digital converter which improves the problem caused by the above-described delay time. This digital converter calculates a delay time of an alternating current signal outputted from the resolver. Based on the calculated delay time, a calculated rotational angle is corrected.
However, in the above digital converter, the delay time of the alternating current signal is calculated only when the resolver is halted. Therefore, in the case where the delay time is changed due to a change of temperature, for example, while the resolver operates, correction of the rotational angle is difficult in accordance with the change of the delay time.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram illustrating a structure of a digital converter according to a first embodiment;
FIG. 2 is a diagram illustrating examples of input/output signal waveforms of a resolver;
FIG. 3 is a block diagram illustrating an example of a structure of a ΔΣ AD converter;
FIG. 4 is a waveform diagram illustrating relationship between an excitation signal and a synchronization signal;
FIG. 5 is a block diagram illustrating an example of a structure of an angular velocity calculation unit of the digital converter according to the first embodiment;
FIG. 6 is a block diagram illustrating a feedback loop of the digital converter according to the first embodiment, using transfer functions;
FIG. 7 is a block diagram illustrating an example of a structure of a digital converter according to a second embodiment;
FIG. 8 is a diagram illustrating relationship between an alternating current signal outputted from the resolver and an excitation signal outputted from the digital converter according to the second embodiment;
FIG. 9 is a block diagram illustrating an example of a structure of a measurement unit arranged in the digital converter according to the second embodiment;
FIG. 10 is an explanatory diagram illustrating operation of the measurement unit shown in FIG. 9;
FIG. 11 is a diagram illustrating zero points of the alternating current signals outputted from the resolver;
FIG. 12 is a block diagram illustrating an example of a structure of a variable delay unit arranged in the digital converter according to the second embodiment; and
FIG. 13 is a diagram illustrating examples of operation waveforms of the digital converter according to the second embodiment.
DETAILED DESCRIPTION
According to one embodiment, a digital converter is provided to process two output signals of a resolver attached to a rotating apparatus. These two output signals are converted into digital signals by first and second ΔΣ AD converters. First and second multiplication units receive the digital signals outputted from the first and second ΔΣ AD converters. A subtraction unit subtracts outputs of the first and second multiplication units. A synchronous detection unit synchronously detects the output of the subtraction unit based on a synchronization signal. An angular velocity calculation unit adjusts a proportional gain of an output of the synchronous detection unit, compensates the phase of the output of the synchronous detection unit, and calculates the angular velocity of the rotating apparatus. A rotational angle calculation unit calculates the rotational angle of the rotating apparatus by integrating the angular velocity. A cosine output unit and a sine output unit output a cosine and a sine corresponding to the obtained rotational angle to the first and second multiplication units, respectively.
According to another embodiment, a digital converter is provided to process two output signals of a resolver attached to a rotating apparatus. An excitation signal generation unit generates an excitation signal to be provided to the resolver. First and second AD converters converts the two output signals into digital signals, respectively. First and second multiplication units receive the digital signals outputted from the first and second AD converters, respectively.
A subtraction unit subtracts outputs of the first and second multiplication units. A synchronous detection unit detects the output of the subtraction unit synchronously. An angular velocity calculation unit adjusts a proportional gain of an output of the synchronous detection unit, compensates the phase of the output of the synchronous detection unit, and calculates the angular velocity of the rotating apparatus. A rotational angle calculation unit calculates the rotational angle of the rotating apparatus by integrating the angular velocity.
A cosine output unit and a sine output unit outputs a cosine and a sine corresponding to the obtained rotational angle to the first and second multiplication units, respectively. A measurement unit measures phase delay time of the signals corresponding to the two output signals of the resolver with respect to the excitation signal. A variable delay unit delays the excitation signal according to the phase delay time calculated by the measurement unit, and inputs the delayed excitation signal to the synchronous detection unit as a synchronization signal.
Hereinafter further embodiments will be described with reference to the drawings. In the drawings, the same reference numerals denote the same or similar portions.
A first embodiment will be described with reference to FIG. 1.
FIG. 1 is a block diagram illustrating an example of a structure of a digital converter according to the first embodiment.
As shown in FIG. 1, the digital converter according to the embodiment is provided with ΔΣ AD (Analog-Digital) converters 1A, 1B, multiplication units 2A, 2B, a subtraction unit 3, a synchronization signal generation unit 4, a synchronous detection unit 5, an angular velocity calculation unit 6, a rotational angle calculation unit 7, a cosine table 8 serving as a cosine output unit, and a sine table 9 serving as a sine output unit.
The AD converters 1A, 1B respectively receive output signals S1, S2, i.e., alternating current signals sent from a resolver attached to a rotating apparatus. The multiplication units 2A, 2B receive outputs from the ΔΣ AD converters 1A, 1B. The subtraction unit 3 subtracts the output of the multiplication unit 2B from the output of the multiplication unit 2A. The synchronization signal generation unit 4 generates a synchronization signal SS based on an excitation signal RS to be given to the resolver. The synchronous detection unit 5 detects the output of the subtraction unit 3 synchronously, using the synchronization signal SS.
The angular velocity calculation unit 6 calculates an angular velocity v of the rotating apparatus from the output of the synchronous detection unit 5. The rotational angle calculation unit 7 calculates the rotational angle φ of the rotating apparatus by causing an integrator unit 71 to integrate the angular velocity v calculated by the angular velocity calculation unit 6. The cosine table 8 outputs a cosine function value cos φ of the calculated rotational angle φ to the multiplication unit 2A. The sine table 9 outputs a sine function value sin φ of the calculated rotational angle φ to the multiplication unit 2B.
FIG. 2 illustrates an example of the signal waveform of the excitation signal RS inputted to the resolver, and illustrates examples of the signal waveforms of the outputs S1, S2 from the resolver.
FIG. 2 shows the case where a sine wave signal sin ωt represented by an angular frequency ω and a time t is inputted as the excitation signal RS.
When the sine wave signal sin ωt is inputted to the resolver, as the excitation signal RS, the excitation signal RS is amplitude-modulated so that output signals S1, S2 are obtained from the resolver according to the rotational angle θ of the rotating apparatus. The output signals S1, S2 are shown by the following expressions.
S1=sin θ·sin ωt
S2=cos θ·sin ωt
The output signals S1, S2 of the resolver are inputted to the ΔΣ AD converters 1A, 1B, respectively, and are converted into digital signals.
FIG. 3 illustrates an example of a structure of the ΔΣ AD converters 1A, 1B.
The example is provided with a ΔΣ modulator 11, a low-pass filter 12, and a decimation filter 13. The ΔΣ modulator 11 samples an inputted analog signal using an oversampling frequency fos which is larger than an original sampling frequency, and outputs a pulse density modulation signal of a high speed. The low-pass filter 12 removes a high frequency noise from the output of the ΔΣ modulator 11. The decimation filter 13 decimates the output data of the low-pass filter 12, and outputs data having the original sampling rate.
The number of output bits of the ΔΣ AD converters 1A, 1B is determined by a decimation ratio of the decimation filter 13, i.e., an oversampling ratio which is a ratio between the oversampling rate of the ΔΣ modulator 11 and the original sampling rate.
For example, in the case that the oversampling ratio is 16, the output of the of ΔΣ AD converters 1A, 1B can be 16 bits.
When the oversampling ratio is further increased, the number of output bits can be increased more.
In FIG. 1, the output of the of ΔΣ AD converter 1A is inputted to the multiplication unit 2A. Then, the multiplication unit 2A multiplies the output of the ΔΣ AD converter 1A by the cosine function value cos φ. The cosine function value cos φ corresponds to the rotational angle φ calculated previously and is feedback inputted from the cosine table 8. The multiplication unit 2A outputs (sin θ·sin ωt)·cos φ.
On the other hand, the output of the of ΔΣ AD converter 1B is inputted to the multiplication unit 2B. Then, the multiplication unit 2B multiplies the output of the ΔΣ AD converter 1B by the sine function value sin φ. The sine function value sin φ corresponds to the rotational angle φ calculated previously and is feedback inputted from the sine table 9. The multiplication unit 2B outputs (cos θ·sin ωt)·sin φ.
The subtraction unit 3 subtracts the output of the multiplication unit 2B from the output of the multiplication unit 2A, and outputs sin(θ−φ)·sin ωt as follows.
( sin θ · sin ω t ) · cos ϕ - ( cos θ · sin ω t ) · sin ϕ = ( sin θ · cos ϕ - cos θ · sin ϕ ) sin ω t = sin ( θ - ϕ ) · sin ω t
The synchronization signal generation unit 4 generates the synchronization signal SS based on the excitation signal RS to be inputted to the resolver. FIG. 4 illustrates a relationship between the excitation signal RS and the synchronization signal SS. The synchronization signal SS is a timing pulse signal outputted in each cycle of the excitation signal RS. The synchronization signal SS includes a series of pulses which are produced respectively after a constant time period from zero points of the excitation signal RS. The reason for avoiding the zero points of the excitation signal RS is to prevent the outputs S1, S2 of the resolver from becoming zero and to avoid that detection of the rotational angle φ is incapable. For example, each of the pulses of the timing pulse signal can be produced by detecting that the excitation signal RS is a sufficiently large positive or negative value.
In FIG. 1, the synchronous detection unit 5 samples the output of the subtraction unit 3 using the synchronization signal SS, and synchronously detects the output in synchronization with the excitation signal RS. As a result, the component of the excitation signal RS is removed from the output of the subtraction unit 3, and the synchronous detection unit 5 outputs sin(θ−φ).
When (θ−φ) is small, sin(θ−φ)≈(θ−φ) is established. The (θ−φ) is a control deviation ε for achieving φ=θ. Accordingly, the output of the synchronous detection unit 5 can be regarded as the control deviation ε as follows.
ε≈ sin(θ−φ)
The angular velocity calculation unit 6 calculates the angular velocity v of a rotating body of the rotating apparatus by integrating the control deviation ε. The rotational angle calculation unit 7 calculates the rotational angle φ of the rotating apparatus by causing the integrator unit 71 to integrate the angular velocity v calculated by the angular velocity calculation unit 6.
In a case where the angular velocity calculation unit 6 is composed of an integrator unit only, the integrator unit alone gives the feedback gain of the feedback loop constituted by the angular velocity calculation unit 6, the rotational angle calculation unit 7, and the cosine table 8 or the sine table 9. Accordingly, the system may become unstable due to oscillation at a specific frequency, for example.
In the embodiment, a feedback gain of a proportional element is inserted into the angular velocity calculation unit 6, so as to stabilize the system.
FIG. 5 is an example of the structure of the angular velocity calculation unit 6.
As shown in FIG. 5, the angular velocity calculation unit 6 includes an integrator unit 61, a proportional gain adjusting unit 62, and an adding unit 63. The integrator unit 61 integrates the received control deviation ε. The proportional gain adjusting unit 62 adjusts the proportional gain with respect to the control deviation ε. The adding unit 63 adds the output of the integrator unit 61 and the output of the proportional gain adjusting unit 62, and outputs the angular velocity v.
FIG. 6 is a block diagram illustrating the feedback loop of the digital converter according to the embodiment, using transfer functions.
A transfer function K(s) of the control system shown in FIG. 6 is represented as the following expression.
K(s)=(Kp+Ki/s)·1/s
In the angular velocity calculation unit 6 according to the embodiment, the integrator unit 61 detects angular velocity, and the proportional gain adjusting unit 62 performs phase compensation. The angular velocity calculation unit 6 performs a PI control (proportional plus integration control). Therefore, the feedback loop according to the embodiment can operate stably.
According to the embodiment described above, the ΔΣ AD converter converts the signal inputted from the resolver into digital data. Accordingly, the conversion speed of the analog to digital conversion can be increased to about 1 μs. Therefore, the error between the actual rotational angle θ of the rotor of the motor and the outputted rotational angle φ can be reduced, compared with a slow successive approximation AD converter. Further, the ΔΣ AD converter enables analog to digital conversion with a high precision of 16 bits or more.
As described above, a fast analog to digital conversion is performed with high precision. Therefore, the processing from the analog to digital conversion to the calculation of the rotational angle can also be performed fast with high precision. Further, since the feedback loop for calculating the rotational angle is a PI control, a stable operation can be performed.
FIG. 7 is a block diagram illustrating an example of a structure of a digital converter according to a second embodiment.
As shown in FIG. 7, the digital converter according to the embodiment includes an excitation signal generation unit 101, AD converters 102A, 102B, multiplication units 103A, 103B, a subtraction unit 104, a synchronous detection unit 105, an angular velocity calculation unit 106, a rotational angle calculation unit 107, a cosine table 108 serving as a cosine output unit, and a sine table 109 serving as a sine output unit.
The excitation signal generation unit 101 generates an excitation signal RS to be provided to a resolver attached to a rotating apparatus. The AD converters 102A, 102B receive outputs S1, S2 from the resolver respectively. The multiplication units 103A, 103B receive an output D1 of the AD converter 102A and an output D2 of the AD converter 102B, respectively. The subtraction unit 104 subtracts the output of the multiplication unit 103B from the output of the multiplication unit 103A. The synchronous detection unit 105 detects the output of the subtraction unit 104 synchronously, using a synchronization signal SS based on the excitation signal RS.
The angular velocity calculation unit 106 calculates an angular velocity v of the rotating apparatus by integrating the output of the synchronous detection unit 105. The rotational angle calculation unit 107 calculates a rotational angle φ of the rotating apparatus by integrating the angular velocity v calculated by the angular velocity calculation unit 106. The cosine table 108 outputs a cosine function value cos φ of the rotational angle φ calculated by the rotational angle calculation unit 107 to the multiplication unit 103A. The sine table 109 outputs a sine function value sin φ of the rotational angle φ calculated by the rotational angle calculation unit 107 to the multiplication unit 103B.
FIG. 8 illustrates relationship between a waveform of the excitation signal RS generated by the excitation signal generation unit 101, a resolver excitation wave, and waveforms of the output signals S1, S2 outputted from the resolver. The excitation signal RS is a rectangular wave. The excitation signal RS is converted into a sine wave sin ωt by an external filter (not shown), and is provided to the resolver as the excitation wave.
The following two output signals S1, S2 are outputted from the resolver. The output signals S1, S2 are obtained by amplitude-modulating the excitation wave sin ωt according to the rotational angle θ of the rotating apparatus.
S1=sin θ·sin ωt
S2=cos θ·sin ωt
In this case, a phase delay occurs between the excitation signal RS and the output signals S1, S2 of the resolver due to operation time of the resolver or signal transmission time between the resolver and the digital converter. The phase delay time is denoted as DT in FIG. 8.
The output signals S1, S2 of the resolver are inputted to the AD converters 102A, 102B, respectively, and are converted into digital signals.
The output signal D1 of the AD converter 102A is inputted to the multiplication unit 103A. Then, the multiplication unit 103A multiplies the output signal D1 by a cosine function value cos φ, which corresponds to the rotational angle φ calculated previously and is feedback inputted from the cosine table 108. As a result, the multiplication unit 103A outputs (sin θ·sin ωt)·cos φ.
On the other hand, the output signal D2 of the AD converter 102B is inputted to the multiplication unit 103B. Then, the multiplication unit 103B multiplies the output signal D2 by a sine function value sin φ, which corresponds to the rotational angle φ calculated previously and is feedback inputted from the sine table 109. As a result, the multiplication unit 103B outputs (cos θ·sin ωt)·sin φ.
The subtraction unit 104 subtracts the output signal of the multiplication unit 103B from the output signal of the multiplication unit 103A, and outputs a signal sin(θ−φ)·sin ωt as follows.
( sin θ · sin ω t ) · cos ϕ - ( cos θ · sin ω t ) · sin ϕ = ( sin θ · cos ϕ - cos θ · sin ϕ ) sin ω t = sin ( θ - ϕ ) · sin ω t
The synchronous detection unit 105 samples the output of the subtraction unit 104 using the synchronization signal SS, and detects the output synchronously in synchronization with the excitation signal RS. The component of the excitation signal RS is removed from the output signal of the subtraction unit 104 as a result of the synchronous detection, and the synchronous detection unit 105 outputs sin(θ−φ).
When (θ−φ) is small, sin(θ−φ)≈(θ−φ) is established. The (θ−φ) is a control deviations for achieving φ=θ. Accordingly, the output of the synchronous detection unit 105 may be regarded as the control deviation ε≈ sin(θ−φ).
The angular velocity calculation unit 106 calculates the angular velocity v of the rotating apparatus by integrating the control deviation ε. The rotational angle calculation unit 107 calculates the rotational angle φ of the rotating apparatus by integrating the angular velocity v calculated by the angular velocity calculation unit 106.
The digital converter according to the embodiment outputs the rotational angle φ as the calculation result according to the rotational angle θ of the rotating apparatus.
As described above, the synchronous detection unit 105 performs the synchronous detection in order to remove the excitation signal component included in the output signals S1, S2 given by the resolver. The phase difference of the phase delay time DT occurs between the excitation signal RS and the output signals S1, S2 given by the resolver as shown in FIG. 8.
As a result, if the synchronous detection is performed using the excitation signal RS, the phase of the synchronous detection is shifted, and the sensitivity of the synchronous detection is lowered. As a result, an error may occur in calculating the rotational angle, and the precision of outputted data of the rotational angle is deteriorated.
As shown in FIG. 7, a measurement unit 201 and a variable delay unit 202 are arranged in the embodiment. The measurement unit 201 measures the phase delay time between the excitation signal RS and the output signal S1 or S2 of the resolver. The variable delay unit 202 delays the excitation signal RS by a time period corresponding to the phase delay time DT calculated by the measurement unit 201. The variable delay unit 202 outputs the delayed excitation signal RS as a synchronization signal SS1 which is inputted to the synchronous detection unit 105.
FIG. 9 illustrates an example of a structure of the measurement unit 201.
As shown in FIG. 9, the measurement unit 201 is provided with zero point detection units 211A, 211B, a switch 212, and a counter 213.
The zero point detection unit 211A detects a zero point of an amplitude level of the output signal D1 outputted from the AD converter 102A corresponding to the output S1 signal given by the resolver, and outputs a zero point detection signal Z1. The zero point detection unit 211B detects a zero point of an amplitude level of the output signal D2 outputted from the AD converter 102B corresponding to the output signal S2 given by the resolver, and outputs a zero point detection signal Z2. The switch 212 outputs one of the zero point detection signal Z1, Z2 selectively as a zero point detection signal Z according to a switching signal from a control unit 214.
The control unit 214 compares the outputs S1, S2 from the resolver, and selects one of the zero point detection signals Z1, Z2 based on one of the output signal D1, D2 of the AD converter 102A, 102B which corresponds to one of the outputs S1, S2 indicating a larger amplitude.
The counter 213 starts counting at a rising edge of the excitation signal RS, and stops counting when the zero point detection signal Z is outputted. The counter 213 performs counting based on a high frequency clock signal CK. The counter 213 outputs a count value obtained by counting from the start of counting to the end of counting, as the phase delay time DT.
FIG. 10 illustrates operation timing of the measurement unit 1 shown in FIG. 9.
The counter 213 starts counting in response to the rising edge of the excitation signal RS, and stops counting when a zero point of an amplitude level of the output S1 of the resolver is detected, for example.
An analog waveform of the resolver output signal S1 is illustrated in FIG. 10 for easy understanding of zero point detection. However, actually, the zero point detection unit 211A performs zero point detection by detecting whether the output D1 of the AD converter 102A is zero or not.
Both of the output signal S1 and the output signal S2 of the resolver have the same phase delay time DT with respect to the excitation signal RS. Therefore, the phase delay time DT can be basically measured by detecting a zero point of any one of the output signal S1 and the output signal S2 of the resolver.
In the embodiment, the zero point detection is performed while switching the outputs S1, S2 of the resolver. The reason why the zero point detection is performed for both of the outputs S1, S2 of the resolver will be described below.
As shown in FIG. 11, the signal level of the output signal S is extremely small in proximity to a portion A at which sin θ=0 is established. The signal level of the output signal S2 is extremely small in proximity to a portion B at which cos θ=0 is established. Therefore, in proximity to the portions A, B, errors are likely to occur in the zero point detection.
A phase difference of 90 degrees exists between the signal sin θ·sin ωt and the signal cos θ·sin ωt that are outputted from the resolver. Further, sin θ=0 and cos θ=0 can not occur at the same time.
Thus, in the embodiment, the zero point detection is performed for both of the outputs S1, S2 of the resolver, and prevents errors from occurring in the zero point detection.
FIG. 12 illustrates an example of a structure of the variable delay unit 202.
As shown in FIG. 12, the variable delay unit 202 is provided with a multiple stage delay unit 221 with taps and a tap switching unit 222. The multiple stage delay unit 221 has delay circuits D11 to D1 n to delay the excitation signal RS sequentially, and outputs the delayed signals to taps T1 to Tn of the delay circuits D11 to D1 n. The tap switching unit 222 switches the taps T1 to Tn to be outputted from the multiple stage delay unit 221 according to the magnitude of the phase delay time DT outputted from the measurement unit 201, and outputs a synchronization signal SS1.
In such a manner, a synchronization signal SS1 is obtained by switching the taps T1 to Tn with the tap switching unit 222. The synchronization signal SS1 can be outputted with delay from the excitation signal RS according to the phase delay time DT.
Even when the phase delay time DT of the output signals S1, S2 with respect to the excitation signal RS is changed under operation of the resolver, such a structure makes it possible to follow the change and to correct the phase of the synchronization signal SS1.
FIG. 13 is a diagram illustrating correction of the phase of the synchronization signal SS1 according to the change of the phase delay time DT of the output signals S1, S2 of the resolver. FIG. 13 shows an example where the phase delay time of the output signals S1, S2 of the resolver changes from a period DT1 to a period DT2.
In FIG. 13, when the phase delay time of the output signals S1, S2 of the resolver changes from the period DT1 to the period DT2, following the change of the phase delay time, the phase of the synchronization signal SS1 with respect to the excitation signal RS is corrected.
According to the embodiment, the phase delay time of the output signals S1, S2 of the resolver with respect to the excitation signal RS can be measured under operation of the resolver. The phase of the synchronization signal SS1 to be inputted to the synchronous detection unit 105 can be corrected according to the phase delay time based on the obtained measurement output.
Even when the phase delay time is changed while the resolver operates, the phase of the synchronization signal SS1 can be corrected according to the change of the phase delay time. As a result, the sensitivity of the synchronous detection performed by the synchronous detection unit 105 is not lowered, and the calculation precision of the rotational angle performed by the rotational angle calculation unit 107 is not deteriorated.
While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the systems described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.

Claims (14)

1. A digital converter to process two output signals of a resolver attached to a rotating apparatus, comprising:
first and second ΔΣ AD converters configured to convert the two output signals into digital signals;
first and second multiplication units configured to receive the digital signals outputted from the first and second ΔΣ AD converters;
a subtraction unit configured to subtract outputs of the first and second multiplication units;
a synchronous detection unit configured to detect the output of the subtraction unit synchronously based on a synchronization signal;
an angular velocity calculation unit configured to adjust a proportional gain of an output of the synchronous detection unit, to compensate the phase of the output of the synchronous detection unit, and to calculate the angular velocity of the rotating apparatus;
a rotational angle calculation unit configured to calculate the rotational angle of the rotating apparatus by integrating the angular velocity; and
a cosine output unit and a sine output unit configured to output a cosine and a sine corresponding to the obtained rotational angle to the first and second multiplication units, respectively.
2. The digital converter according to claim 1, wherein the synchronous detection unit removes an excitation signal component of the resolver included in the outputs of the first and second ΔΣ AD converters.
3. The digital converter according to claim 2, wherein the angular velocity calculation unit includes:
an integrator unit to integrate the output of the synchronous detection unit;
a proportional gain adjusting unit to adjust a proportional gain with respect to the output of the synchronous detection unit; and
an adding unit to add an output of the integrator unit and an output of the proportional gain adjusting unit.
4. The digital converter according to claim 1, wherein the synchronizing signal is generated based on an excitation signal of the resolver.
5. The digital converter according to claim 1, wherein one of the two output signals of the resolver is represented as sin θ·sin ωt and the other of the two output signals of the resolver is represented as cos θ·sin ωt, where θ denotes the rotational angle of the rotating apparatus, and silica denotes an excitation signal of the resolver.
6. The digital converter according to claim 4, wherein the synchronization signal to synchronously detect the output of the subtraction unit is composed of a series of pulses which occur respectively after a constant time period from the zero points of the excitation signal of the resolver.
7. A digital converter to process two output signals of a resolver attached to a rotating apparatus, comprising:
an excitation signal generation unit configured to generate an excitation signal to be provided to the resolver;
first and second AD converters configured to convert the two output signals into digital signals, respectively;
first and second multiplication units configured to receive the digital signals outputted from the first and second AD converters, respectively;
a subtraction unit configured to subtract outputs of the first and second multiplication units;
a synchronous detection unit configured to detect the output of the subtraction unit synchronously;
an angular velocity calculation unit configured to adjust a proportional gain of an output of the synchronous detection unit, to compensate the phase of the output of the synchronous detection unit, and to calculate the angular velocity of the rotating apparatus;
a rotational angle calculation unit configured to calculate the rotational angle of the rotating apparatus by integrating the angular velocity;
a cosine output unit and a sine output unit configured to output a cosine and a sine corresponding to the obtained rotational angle to the first and second multiplication units, respectively;
a measurement unit configured to measure phase delay time of the signals corresponding to the two output signals of the resolver with respect to the excitation signal; and
a variable delay unit configured to delay the excitation signal according to the phase delay time calculated by the measurement unit, and to input the delayed excitation signal to the synchronous detection unit as a synchronization signal.
8. The digital converter according to claim 7, wherein the first and second AD converters are ΔΣ AD converters.
9. The digital converter according to claim 7, wherein the synchronous detection unit removes an excitation signal component of the resolver included in the outputs of the first and second AD converters.
10. The digital converter according to claim 7, wherein the measurement unit includes:
a zero point detection unit to detect zero points of the levels of the signals corresponding to the two output signals, and to output a zero point detection signal; and
a counter to measure a time period from rise of the excitation signal to a time point when the zero point detection signal is outputted.
11. The digital converter according to claim 7, wherein the measurement unit includes:
first and second zero point detection units to detect zero points of the levels of signals corresponding to the two output signals and to output zero point detection signals, respectively;
a switch to select and output one of the zero point detection signals of the first and the second zero point detection units; and
a counter to measure a time period from rise of the excitation signal to a time point when the one of the zero point detection signals is outputted.
12. The digital converter according to claim 7, wherein outputs of the first and second AD converters are inputted to the first and second zero point detection units, respectively.
13. The digital converter according to claim 7, wherein one of the two output signals of the resolver is represented as sin θ·sin ωt and the other of the two output signals of the resolver is represented as cos θ·sin ωt, where θ denotes the rotational angle of the rotating apparatus, t denotes a time, and sin ωt denotes an excitation signal of the resolver.
14. The digital converter according to claim 7, wherein the synchronization signal to synchronously detect the output of the subtraction unit is generated based on the excitation signal of the resolver.
US12/873,587 2009-10-20 2010-09-01 Digital converter for processing resolver signal Active 2030-11-27 US8188896B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2009-241243 2009-10-20
JP2009241243A JP5342982B2 (en) 2009-10-20 2009-10-20 Resolver digital converter
JP2009-243536 2009-10-22
JP2009243536A JP5361658B2 (en) 2009-10-22 2009-10-22 Resolver digital converter

Publications (2)

Publication Number Publication Date
US20110090104A1 US20110090104A1 (en) 2011-04-21
US8188896B2 true US8188896B2 (en) 2012-05-29

Family

ID=43878876

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/873,587 Active 2030-11-27 US8188896B2 (en) 2009-10-20 2010-09-01 Digital converter for processing resolver signal

Country Status (1)

Country Link
US (1) US8188896B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9182251B2 (en) 2012-03-23 2015-11-10 Kabushiki Kaisha Toshiba Angle detector and motor drive controller
CN106998162A (en) * 2016-01-26 2017-08-01 通用汽车环球科技运作有限责任公司 rotary transformer phase compensation
US10317245B2 (en) 2014-01-27 2019-06-11 Ford Global Technologies, Llc Resolver excitation frequency scheduling for noise immunity

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5453875B2 (en) * 2009-03-27 2014-03-26 富士通株式会社 RELAY DEVICE, RELAY METHOD, RECEPTION DEVICE, AND RECEPTION METHOD
JP5662176B2 (en) 2011-01-25 2015-01-28 株式会社東芝 Angle detector
JP2012159396A (en) 2011-02-01 2012-08-23 Toshiba Corp Angle detector
DE102011080584B4 (en) * 2011-08-08 2018-06-28 Lenze Automation Gmbh Device for determining a rotor angle of a rotating shaft
US9059732B2 (en) * 2013-03-21 2015-06-16 Hamilton Sundstrand Corporation Resolver-to-digital converter
CN106406180B (en) * 2016-11-01 2019-02-15 南京熊猫电子股份有限公司 A kind of parser circuitry and analytic method of automatic matching rotation transformer parameter
CN107356281B (en) * 2017-06-13 2019-12-10 河北汉光重工有限责任公司 multi-sensor multiplexing rotating device position correction method
CN109000685B (en) * 2018-06-20 2020-05-19 珠海格力电器股份有限公司 Phase detection and compensation system and absolute encoder adopting same
KR102266025B1 (en) * 2019-03-01 2021-06-16 도시바 미쓰비시덴키 산교시스템 가부시키가이샤 A resolver signal processing apparatus, a drive apparatus, a resolver signal processing method, and a computer-readable recording medium

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5260650A (en) * 1989-06-19 1993-11-09 Siemens Aktiengesellschaft Method and apparatus for detecting low rotational speeds using a resolver
JP2004077288A (en) 2002-08-19 2004-03-11 Tamagawa Seiki Co Ltd Automatic adjustment method for excitation signal phase of resolver
JP2005147729A (en) 2003-11-12 2005-06-09 Nissan Motor Co Ltd Rotational angle detector
US20060132338A1 (en) * 2004-08-23 2006-06-22 Sony Corporation Angle detection signal processing apparatus
JP2006343318A (en) 2005-05-11 2006-12-21 Toyota Motor Corp Rotational position detector, and rotary electrical equipment driving unit provided therewith
US20070146169A1 (en) * 2003-11-04 2007-06-28 Nsk Ltd. & Nsk Steering Systems Co., Ltd. Control unit for electric power steering apparatus
US7456603B2 (en) * 2005-07-19 2008-11-25 Hitachi, Ltd. Phase detection circuit, resolver/digital converter using the circuit, and control system using the converter

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5260650A (en) * 1989-06-19 1993-11-09 Siemens Aktiengesellschaft Method and apparatus for detecting low rotational speeds using a resolver
JP2004077288A (en) 2002-08-19 2004-03-11 Tamagawa Seiki Co Ltd Automatic adjustment method for excitation signal phase of resolver
US20070146169A1 (en) * 2003-11-04 2007-06-28 Nsk Ltd. & Nsk Steering Systems Co., Ltd. Control unit for electric power steering apparatus
US7382295B2 (en) * 2003-11-04 2008-06-03 Nsk Ltd. Control unit for electric power steering apparatus
JP2005147729A (en) 2003-11-12 2005-06-09 Nissan Motor Co Ltd Rotational angle detector
US20060132338A1 (en) * 2004-08-23 2006-06-22 Sony Corporation Angle detection signal processing apparatus
US7123175B2 (en) * 2004-08-23 2006-10-17 Sony Corporation Angle detection apparatus computing phase differences between first and second phase angles
JP2006343318A (en) 2005-05-11 2006-12-21 Toyota Motor Corp Rotational position detector, and rotary electrical equipment driving unit provided therewith
US7456603B2 (en) * 2005-07-19 2008-11-25 Hitachi, Ltd. Phase detection circuit, resolver/digital converter using the circuit, and control system using the converter

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9182251B2 (en) 2012-03-23 2015-11-10 Kabushiki Kaisha Toshiba Angle detector and motor drive controller
US10317245B2 (en) 2014-01-27 2019-06-11 Ford Global Technologies, Llc Resolver excitation frequency scheduling for noise immunity
CN106998162A (en) * 2016-01-26 2017-08-01 通用汽车环球科技运作有限责任公司 rotary transformer phase compensation
CN106998162B (en) * 2016-01-26 2019-07-26 通用汽车环球科技运作有限责任公司 Rotary transformer phase compensation

Also Published As

Publication number Publication date
US20110090104A1 (en) 2011-04-21

Similar Documents

Publication Publication Date Title
US8188896B2 (en) Digital converter for processing resolver signal
KR101461784B1 (en) Analog digital converter (adc) and correction circuit and correction method therefor
JP5566974B2 (en) Signal generation circuit, oscillation device, radar device
CA2622825C (en) Tracking loop type digital angle converter and angle/digital converting apparatus
US7859254B2 (en) Clock generation circuit, analog-digital angle converter using the same, and angle detection apparatus
US9488501B2 (en) Measuring apparatus, measuring method, and processing apparatus thereof that obtain displacement amount of an object using clock in synchronization with data request signal
WO2016139849A1 (en) Resolver device
EP2077621B1 (en) Reference signal generation circuit, angle converter, and angle detection apparatus
WO2006135058A1 (en) Time interval measuring apparatus and jitter measuring apparatus using the same
JP2008122264A (en) Position information interpolation circuit of encoder
CN111194413B (en) Signal processing unit and method for time-of-flight measurement
JP2013205366A (en) Position detection device
KR101012740B1 (en) Resolver digital converter and position detecting apparatus
JP2013224865A (en) Signal processing device
JP2016161441A (en) Phase adjuster and encoder
JP5342982B2 (en) Resolver digital converter
JP2008008739A (en) Signal processing system, speed detection system, servomechanism
JP5361658B2 (en) Resolver digital converter
JP2002228488A (en) Apparatus and method for automatically adjusting output signal from encoder
TWI571064B (en) Time domain switched analog-to-digital converter apparatus and methods
US9331711B2 (en) Method for processing a measured-value signal determined in an analog manner, a resolver system for implementing the method and a method for determining an output current of a converter
JP3365913B2 (en) Position detection device
JPH0658769A (en) Signal processing method and displacement detector using method thereof
JP2013117430A (en) Position detection circuit and position controller
JP2014122884A (en) Angle detector

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SATA, KUNIAKI;SHINOHARA, MAKOTO;SATO, EIJI;AND OTHERS;SIGNING DATES FROM 20100819 TO 20100823;REEL/FRAME:024924/0028

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12