US8140762B2 - System to reduce drive overhead using a mirrored cache volume in a storage array - Google Patents

System to reduce drive overhead using a mirrored cache volume in a storage array Download PDF

Info

Publication number
US8140762B2
US8140762B2 US12/417,096 US41709609A US8140762B2 US 8140762 B2 US8140762 B2 US 8140762B2 US 41709609 A US41709609 A US 41709609A US 8140762 B2 US8140762 B2 US 8140762B2
Authority
US
United States
Prior art keywords
cache region
write
read
requests
read cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US12/417,096
Other versions
US20090265507A1 (en
Inventor
Mahmoud K. Jibbe
Senthil Kannan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
LSI Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Assigned to LSI CORPORATION reassignment LSI CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KANNAN, SENTHIL, JIBBE, MAHMOUD K.
Priority to US12/417,096 priority Critical patent/US8140762B2/en
Application filed by LSI Corp filed Critical LSI Corp
Publication of US20090265507A1 publication Critical patent/US20090265507A1/en
Priority to TW098143847A priority patent/TWI371686B/en
Priority to JP2010071656A priority patent/JP5415333B2/en
Priority to EP10158683.2A priority patent/EP2237157B1/en
Priority to KR1020100029143A priority patent/KR101124480B1/en
Priority to CN2010101468523A priority patent/CN101859234B/en
Publication of US8140762B2 publication Critical patent/US8140762B2/en
Application granted granted Critical
Priority to JP2012226878A priority patent/JP2013047965A/en
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AGERE SYSTEMS LLC, LSI CORPORATION
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LSI CORPORATION
Assigned to LSI CORPORATION, AGERE SYSTEMS LLC reassignment LSI CORPORATION TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Assigned to AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED reassignment AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED MERGER (SEE DOCUMENT FOR DETAILS). Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Assigned to AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED reassignment AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch

Definitions

  • the present application may relate to co-pending application Ser. No. 61/046,815, filed Apr. 22, 2008; Ser. No. 12/143,123, filed Jun. 20, 2008; Ser. No. 61/080,806, filed Jul. 15, 2008; Ser. No. 61/080,762, filed Jul. 15, 2008; Ser. No. 12/178,064, filed Jul. 23, 2008; Ser. No. 12/238,858, filed Sep. 26, 2008; Ser. No. 61/100,034, filed Sep. 25, 2008; Ser. No. 12/324,224, filed Nov. 26, 2008; Ser. No. 12/354,126, filed Jan. 15, 2009 and Ser. No. 12/395,786, filed Mar. 2, 2009, which are each hereby incorporated by reference in their entirety.
  • the present invention relates to storage arrays generally and, more particularly, to a method and/or apparatus for reducing drive overhead using a mirrored cache volume in a storage array.
  • Write caches and read caches stored on DRAMs depend on writing to the HDD for the write through cache policy when there is no back-up battery for the caches. Writing to the HDD for the write through cache policy adds to the latency of the HDD. The read-ahead cache policy does not help reduce the latency of the HDD since the pre-fetch results of unwanted data adds to the time delay in getting the write data.
  • the present invention concerns a system comprising a host, a solid state device, and an abstract layer.
  • the host may be configured to generate a plurality of input/output (IO) requests.
  • the solid state device may comprise a write cache region and a read cache region.
  • the read cache region may be a mirror of the write cache region.
  • the abstract layer may be configured to (i) receive the plurality of IO requests, (ii) process the IO requests, and (iii) map the plurality of IO requests to the write cache region and the read cache region.
  • the objects, features and advantages of the present invention include providing a method and/or apparatus that may (i) reduce hard disc overhead, (ii) implement a mirrored cache volume in a storage array, (iii) allow the write through mode to write to a solid state drive (SSD) cache in place of a typical hard disk drive (HDD), (iv) create LUNs with a mirrored cache volume during creation of the LUNs, (v) create the mirrored cache volumes after the LUNs are created, (vi) asynchronously mirror existing data until all data is mirrored and synchronously written to the HDD and the mirrored LUN, (vii) use the mirrored cache volume for read IO requests (instead of the HDD) to avoid the HDD latency, (viii) provide a user selectable mirrored cache volume, (ix) allow the read cache using the mirrored cache volume to be a SSD (or a flash drive), (x) have the write cache and the read cache on the SSD separate from DRAMs, (xi) write on the HDD for
  • FIG. 1 is a block diagram of an embodiment of the present invention
  • FIG. 2 is a more detailed block diagram of an embodiment of the present invention.
  • FIG. 3 is a block diagram of another embodiment of the present invention.
  • the system 100 generally comprises a module 102 , a module 104 , a module 106 , a module 108 , a module 110 , a module 112 and a connection 114 .
  • the module 102 may be implemented as a server. In one example, the module 102 may be implemented as a host.
  • the module 104 may be implemented as a controller.
  • the module 106 may be implemented as a storage array.
  • the module 108 may be implemented as a hard disk drive (HDD). In one example, the HDD 108 may implement a number of physical disks (e.g., P 1 , P 2 , P 3 ).
  • the number of physical disks may be varied to meet the design criteria of a particular implementation.
  • the HDD 108 may be part of the storage array 106 .
  • the controller 104 may include the module 110 .
  • the module 110 may be implemented as an input/output (IO) abstract layer.
  • the module 106 may include the module 112 .
  • the module 112 may be implemented as a solid state device.
  • the connection 114 may be a network connection, such as a fiber channel connection or other type of network connection.
  • the system 100 may reduce over head caused by latency in accessing the HHD 108 of the storage array 106 .
  • the module 112 generally comprises a write cache region 116 and a read cache region 118 .
  • the write cache region 116 and the read cache region 118 may be located (e.g., mapped) in different locations of the SSD 112 .
  • the write cache region 116 generally comprises a plurality of LUNs 120 a - 120 n (e.g., LUN 0 , LUN 1 , LUN 2 , etc.).
  • the read cache region 118 generally comprises a LUN 122 (e.g., LUN 0 ′).
  • the LUN 122 may be implemented as a mirrored cache volume of a particular one of the LUNs 120 a - 120 n (e.g., the LUN 120 a ).
  • the particular number of LUNs 120 a - 120 n and LUN 122 may be varied (e.g., increased and/or decreased) to meet the design criteria of a particular implementation (e.g., up to 2048 or more).
  • IO requests are normally sent to the LUNs 120 a - 120 n and LUN 122 , which translate such requests to storage devices (e.g., the physical disks P 1 , P 2 , or P 3 ) in the storage array 106 .
  • the controller 104 may be configured with the IO abstract layer 110 .
  • An IO request to be processed from the host 102 may be sent to the IO abstract layer 110 .
  • the IO abstract layer 110 may have a mapping to the write cache region 116 and the read cache region 118 of the solid state device 112 (e.g., the LUNs 120 a - 120 n and the LUN 122 ).
  • the write cache region 116 may be mapped on the SSD 112 .
  • the read cache region 118 may be mapped on another location (or region) of the SSD 112 . In one example, the read cache region 118 may be mapped on a flash drive.
  • the read cache region 118 may be a mirror of the write cache region 116 of a particular one of the LUNs 120 a - 120 n .
  • an IO write request for the LUN 120 a (e.g., LUN 0 ) may be mapped to the write cache region 116 of the SSD 112 .
  • the IO write request may be synchronously (or asynchronously) mirrored to the read cache region 118 .
  • the IO abstract layer 110 may return a signal (e.g., a good status signal) to the host 102 when the IO write is complete.
  • An IO read request for the LUN 122 (e.g., LUN 0 ′) may be sent to the IO abstract layer 110 from the host 102 .
  • the IO abstract layer 110 may read the mirrored read cache region 118 from the LUN 122 to retrieve desired data.
  • the IO abstract layer 110 may not need to read from the HDD 108 if the desired data is stored in the read cache region 118 of the SDD 112 . If the desired data is stored in the read cache region 118 of the SSD 112 , then the delay in response time associated with reading from the HDD 108 may be avoided.
  • the IO write requests may be asynchronously written to the HDD 108 (e.g., the write cache region 116 ) and to the mirrored read cache region 118 of the SSD 112 .
  • the IO write request may be sent to the IO abstract layer 110 from the host (or initiator) 102 .
  • the IO abstract layer 110 may write the IO request to the SSD 112 (e.g., the write cache region 116 ).
  • the IO abstract layer 110 may send a signal (e.g., a “good” status signal) to the host 102 .
  • the IO abstract layer 110 may write the IO request to the SSD 112 and send the good status signal to the host 102 on a write through cache policy.
  • the IO abstract layer 110 may send the good status signal to the host 102 while writing the IO request on a write back cache policy to the controller/array DRAM.
  • the IO abstract layer 110 may process the IO read request from the LUN 122 instead of processing the IO read request from the write cache region 116 (e.g., the LUN 120 a ) of the SSD 112 .
  • An IO read request may be sent from the host 102 .
  • the IO read request may be sent to the IO abstract layer 110 .
  • the IO abstract layer 100 may asynchronously write previous IO requests to the LUNs 120 a - 120 n (e.g., the LUN 0 ) in the HDD 108 .
  • the IO requests may be mirrored to the LUN 122 in the read cache region 118 .
  • the LUN 122 may be a mirrored cache volume of a particular one of the LUNs 120 a - 120 n (e.g., the LUN 0 ).
  • the LUNs 120 a - 120 n and the LUN 122 may be written synchronously (or asynchronously) by the IO abstract layer 110 .
  • the mirrored LUN 122 in the read cache region 118 may be created during the configuration of the LUNs 120 a - 120 n .
  • the LUN 122 may be mapped during the configuration of the LUNs 120 a - 120 n . In one example, the LUN 122 may be mapped based upon a user selection depending on a particular design implementation.
  • One or more of the LUNs 120 a - 120 n may be configured without a mirrored cache volume.
  • the LUNs 120 b - 120 n may be configured to use a read pre-fetch cache policy (e.g., currently present in LSI storage arrays).
  • the IO abstract layer 110 may read the mirrored cache volume (e.g., the read cache region 118 ) from the LUN 122 .
  • the IO read request processing may be faster from the LUN 122 than a IO read request processing from the HDD 108 (e.g., the write cache region 116 ).
  • the IO read request may be returned to the host 102 .
  • the system 100 ′ generally comprises the host 102 , the controller 104 , a module 106 ′, and the HDD 108 .
  • the controller 104 may implement the IO abstract layer 110 .
  • the module 106 ′ may be implemented as a storage array.
  • the storage array 106 ′ generally comprises the module 112 , and the module 130 .
  • the module 112 ′ may be implemented as a solid state device (SSD).
  • the SSD 112 ′ generally comprises the write cache region 116 .
  • the write cache region generally comprises the plurality of LUNs 120 a - 120 n .
  • the module 130 may be implemented as a flash drive.
  • the flash drive 130 generally comprises the read cache region 118 .
  • the read cache region may include the LUN 122 .
  • the flash drive 130 may include a plurality of LUNs configured to mirror the plurality of LUNs 120 a - 120 n.
  • a manufacturing cost may be associated with implementing a solid state drive (SSD) or a flash drive to store an entire mirrored LUN.
  • SSD solid state drive
  • flash drive to store an entire mirrored LUN.
  • a performance to cost balance may be achieved. The improvement in performance normally balances out with the additional cost of the SSD implementation.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

A system comprising a host, a solid state device, and an abstract layer. The host may be configured to generate a plurality of input/output (IO) requests. The solid state device may comprise a write cache region and a read cache region. The read cache region may be a mirror of the write cache region. The abstract layer may be configured to (i) receive the plurality of IO requests, (ii) process the IO requests, and (iii) map the plurality of IO requests to the write cache region and the read cache region.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
The present application may relate to co-pending application Ser. No. 61/046,815, filed Apr. 22, 2008; Ser. No. 12/143,123, filed Jun. 20, 2008; Ser. No. 61/080,806, filed Jul. 15, 2008; Ser. No. 61/080,762, filed Jul. 15, 2008; Ser. No. 12/178,064, filed Jul. 23, 2008; Ser. No. 12/238,858, filed Sep. 26, 2008; Ser. No. 61/100,034, filed Sep. 25, 2008; Ser. No. 12/324,224, filed Nov. 26, 2008; Ser. No. 12/354,126, filed Jan. 15, 2009 and Ser. No. 12/395,786, filed Mar. 2, 2009, which are each hereby incorporated by reference in their entirety.
FIELD OF THE INVENTION
The present invention relates to storage arrays generally and, more particularly, to a method and/or apparatus for reducing drive overhead using a mirrored cache volume in a storage array.
BACKGROUND OF THE INVENTION
Current storage arrays (or controllers) make limited use of a controller cache. In a write through cache policy mode an input/output (IO) write request has to depend on the response time of the particular hard disk drive (HDD). In a heavy IO request storage array network (SAN) environment, the HDD response time is even further delayed. In an IO read-ahead cache policy, unwanted data is fetched which results in a direct read-to-HDD, with a delay corresponding to the HDD response time. The time consumed in the unwanted data fetch is wasted.
Write caches and read caches stored on DRAMs depend on writing to the HDD for the write through cache policy when there is no back-up battery for the caches. Writing to the HDD for the write through cache policy adds to the latency of the HDD. The read-ahead cache policy does not help reduce the latency of the HDD since the pre-fetch results of unwanted data adds to the time delay in getting the write data.
It would be desirable to implement a method and/or apparatus for reducing drive overhead using a mirrored cache volume in a storage array.
SUMMARY OF THE INVENTION
The present invention concerns a system comprising a host, a solid state device, and an abstract layer. The host may be configured to generate a plurality of input/output (IO) requests. The solid state device may comprise a write cache region and a read cache region. The read cache region may be a mirror of the write cache region. The abstract layer may be configured to (i) receive the plurality of IO requests, (ii) process the IO requests, and (iii) map the plurality of IO requests to the write cache region and the read cache region.
The objects, features and advantages of the present invention include providing a method and/or apparatus that may (i) reduce hard disc overhead, (ii) implement a mirrored cache volume in a storage array, (iii) allow the write through mode to write to a solid state drive (SSD) cache in place of a typical hard disk drive (HDD), (iv) create LUNs with a mirrored cache volume during creation of the LUNs, (v) create the mirrored cache volumes after the LUNs are created, (vi) asynchronously mirror existing data until all data is mirrored and synchronously written to the HDD and the mirrored LUN, (vii) use the mirrored cache volume for read IO requests (instead of the HDD) to avoid the HDD latency, (viii) provide a user selectable mirrored cache volume, (ix) allow the read cache using the mirrored cache volume to be a SSD (or a flash drive), (x) have the write cache and the read cache on the SSD separate from DRAMs, (xi) write on the HDD for write through cache policy in case of no back-up battery for the write cache, (xii) may be written to an SSD write cache, (xiii) allow read IO requests to be serviced faster for LUNs having the mirrored cache volume of the read cache region, (xiv) eliminate the pre-fetch read cache mode and resultant unwanted data due to wrong predictions, and/or (xv) save processing time and HDD latency.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:
FIG. 1 is a block diagram of an embodiment of the present invention;
FIG. 2 is a more detailed block diagram of an embodiment of the present invention; and
FIG. 3 is a block diagram of another embodiment of the present invention.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to FIG. 1, a block diagram of the system 100 is shown in accordance with a preferred embodiment of the present invention. The system 100 generally comprises a module 102, a module 104, a module 106, a module 108, a module 110, a module 112 and a connection 114. The module 102 may be implemented as a server. In one example, the module 102 may be implemented as a host. The module 104 may be implemented as a controller. The module 106 may be implemented as a storage array. The module 108 may be implemented as a hard disk drive (HDD). In one example, the HDD 108 may implement a number of physical disks (e.g., P1, P2, P3). The number of physical disks may be varied to meet the design criteria of a particular implementation. In one example, the HDD 108 may be part of the storage array 106. The controller 104 may include the module 110. The module 110 may be implemented as an input/output (IO) abstract layer. The module 106 may include the module 112. The module 112 may be implemented as a solid state device. The connection 114 may be a network connection, such as a fiber channel connection or other type of network connection. The system 100 may reduce over head caused by latency in accessing the HHD 108 of the storage array 106.
Referring to FIG. 2, a more detailed block diagram of the system 100 is shown. The module 112 generally comprises a write cache region 116 and a read cache region 118. In one example, the write cache region 116 and the read cache region 118 may be located (e.g., mapped) in different locations of the SSD 112. The write cache region 116 generally comprises a plurality of LUNs 120 a-120 n (e.g., LUN0, LUN1, LUN2, etc.). The read cache region 118 generally comprises a LUN 122 (e.g., LUN0′). In one example, the LUN 122 may be implemented as a mirrored cache volume of a particular one of the LUNs 120 a-120 n (e.g., the LUN 120 a). The particular number of LUNs 120 a-120 n and LUN 122 may be varied (e.g., increased and/or decreased) to meet the design criteria of a particular implementation (e.g., up to 2048 or more). IO requests are normally sent to the LUNs 120 a-120 n and LUN 122, which translate such requests to storage devices (e.g., the physical disks P1, P2, or P3) in the storage array 106.
The controller 104 (or firmware) may be configured with the IO abstract layer 110. An IO request to be processed from the host 102 may be sent to the IO abstract layer 110. The IO abstract layer 110 may have a mapping to the write cache region 116 and the read cache region 118 of the solid state device 112 (e.g., the LUNs 120 a-120 n and the LUN 122). The write cache region 116 may be mapped on the SSD 112. The read cache region 118 may be mapped on another location (or region) of the SSD 112. In one example, the read cache region 118 may be mapped on a flash drive. The read cache region 118 may be a mirror of the write cache region 116 of a particular one of the LUNs 120 a-120 n. For example, an IO write request for the LUN 120 a (e.g., LUN0) may be mapped to the write cache region 116 of the SSD 112. The IO write request may be synchronously (or asynchronously) mirrored to the read cache region 118.
The IO abstract layer 110 may return a signal (e.g., a good status signal) to the host 102 when the IO write is complete. An IO read request for the LUN 122 (e.g., LUN0′) may be sent to the IO abstract layer 110 from the host 102. The IO abstract layer 110 may read the mirrored read cache region 118 from the LUN 122 to retrieve desired data. The IO abstract layer 110 may not need to read from the HDD 108 if the desired data is stored in the read cache region 118 of the SDD 112. If the desired data is stored in the read cache region 118 of the SSD 112, then the delay in response time associated with reading from the HDD 108 may be avoided. In one implementation, the IO write requests may be asynchronously written to the HDD 108 (e.g., the write cache region 116) and to the mirrored read cache region 118 of the SSD 112.
The IO write request may be sent to the IO abstract layer 110 from the host (or initiator) 102. The IO abstract layer 110 may write the IO request to the SSD 112 (e.g., the write cache region 116). The IO abstract layer 110 may send a signal (e.g., a “good” status signal) to the host 102. In one example, the IO abstract layer 110 may write the IO request to the SSD 112 and send the good status signal to the host 102 on a write through cache policy. The IO abstract layer 110 may send the good status signal to the host 102 while writing the IO request on a write back cache policy to the controller/array DRAM. The IO abstract layer 110 may process the IO read request from the LUN 122 instead of processing the IO read request from the write cache region 116 (e.g., the LUN 120 a) of the SSD 112.
An IO read request may be sent from the host 102. The IO read request may be sent to the IO abstract layer 110. The IO abstract layer 100 may asynchronously write previous IO requests to the LUNs 120 a-120 n (e.g., the LUN0) in the HDD 108. The IO requests may be mirrored to the LUN 122 in the read cache region 118. In one example, the LUN 122 may be a mirrored cache volume of a particular one of the LUNs 120 a-120 n (e.g., the LUN0). The LUNs 120 a-120 n and the LUN 122 may be written synchronously (or asynchronously) by the IO abstract layer 110. The mirrored LUN 122 in the read cache region 118 may be created during the configuration of the LUNs 120 a-120 n. The LUN 122 may be mapped during the configuration of the LUNs 120 a-120 n. In one example, the LUN 122 may be mapped based upon a user selection depending on a particular design implementation.
One or more of the LUNs 120 a-120 n (e.g., 120 b-120 n) may be configured without a mirrored cache volume. The LUNs 120 b-120 n may be configured to use a read pre-fetch cache policy (e.g., currently present in LSI storage arrays). To process the IO read request, the IO abstract layer 110 may read the mirrored cache volume (e.g., the read cache region 118) from the LUN 122. The IO read request processing may be faster from the LUN 122 than a IO read request processing from the HDD 108 (e.g., the write cache region 116). The IO read request may be returned to the host 102.
Referring to FIG. 3, a block diagram of the system 100′ is shown. The system 100′ generally comprises the host 102, the controller 104, a module 106′, and the HDD 108. The controller 104 may implement the IO abstract layer 110. The module 106′ may be implemented as a storage array. The storage array 106′ generally comprises the module 112, and the module 130. The module 112′ may be implemented as a solid state device (SSD). The SSD 112′ generally comprises the write cache region 116. The write cache region generally comprises the plurality of LUNs 120 a-120 n. The module 130 may be implemented as a flash drive. The flash drive 130 generally comprises the read cache region 118. The read cache region may include the LUN 122. In one example, the flash drive 130 may include a plurality of LUNs configured to mirror the plurality of LUNs 120 a-120 n.
A manufacturing cost may be associated with implementing a solid state drive (SSD) or a flash drive to store an entire mirrored LUN. By implementing a mirror for certain LUNs, a performance to cost balance may be achieved. The improvement in performance normally balances out with the additional cost of the SSD implementation.
While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the scope of the invention.

Claims (20)

The invention claimed is:
1. A system comprising:
a host configured to generate a plurality of input/output (IO) requests;
a drive array comprising (i) a solid state device and (ii) a plurality of hard disk drives (HDDs), said solid state device comprising (a) a write cache region and (b) a read cache region, wherein (A) said drive array stores and/or retrieves data in response to said input/output requests, (B) said read cache region is a data mirror of a portion of said write cache region and (C) said data mirror between said read cache region and said write cache region is synchronized at a time after said data is written to said write cache region to avoid latency overhead when accessing said read cache region; and
an abstract layer configured to (i) receive said plurality of IO requests, (ii) process said IO requests, and (iii) map said plurality of IO requests to said write cache region and said read cache region.
2. The system according to claim 1, wherein a IO write request is synchronously written to said write cache region and said read cache region.
3. The system according to claim 1, wherein a IO read request is processed at said read cache region.
4. The system according to claim 1, wherein said abstract layer runs on a controller.
5. The system according to claim 1, wherein said solid state device is implemented on a storage array.
6. The system according to claim 1, wherein said read cache region is mapped to a different location than said write cache region.
7. The system according to claim 1, wherein said abstract layer returns a signal to said host when a IO write request is completed.
8. The system according to claim 1, wherein said write cache region and said read cache region each comprise a LUN.
9. The system according to claim 1, wherein a IO write request is asynchronously written to said write cache region and said read cache region.
10. A method comprising the steps of:
(A) generating a plurality of input/output (IO) requests;
(B) receiving said plurality of IO requests;
(C) processing said plurality of IO requests by storing and/or retrieving data from a drive array;
(D) mapping said plurality of IO requests to a write cache region and a read cache region; and
(E) mirroring a portion of said read cache region to said write cache region to form a data mirror, wherein said data mirror between said read cache region and said write cache region is synchronized at a time after said data is written to said write cache region to avoid latency overhead when accessing said read cache region.
11. The method according to claim 10, wherein step (D) further comprises the sub-step of:
synchronously writing a IO write request to said write cache region and said read cache region.
12. The method according to claim 10, wherein said step (C) further comprises the sub-step of:
processing a IO read request at said read cache region.
13. The method according to claim 10, further comprising a step of:
returning a signal to a host after a IO write request is completed.
14. The method according to claim 10, wherein said read cache region and said write cache region each comprise a LUN.
15. The method according to claim 10, wherein step (D) further comprises the sub-step of:
asynchronously writing a IO write request to said write cache region and said read cache region.
16. The method according to claim 10, wherein said read cache region comprises a flash drive.
17. The method according to claim 10, wherein said read cache region is mapped to a different location than said write cache region.
18. A system comprising:
a host configured to generate a plurality of input/output (IO) requests;
a drive array comprising (i) a solid state device and (ii) a plurality of hard disk drives (HDDs), said solid state device comprising a write cache region, wherein said drive array stores and/or retrieves data in response to said input/output requests;
a flash drive comprising a read cache region, wherein (A) said read cache region is a data mirror of a portion of said write cache region, (B) said data mirror between said read cache region and said write cache region is synchronized at a time after said data is written to said write cache region to avoid latency overhead when accessing said read cache region and (C) said flash drive is separate from said solid state device; and
an abstract layer configured to (i) receive said plurality of IO requests, (ii) process said IO requests, and (iii) map said plurality of IO requests to said write cache region and said read cache region.
19. The system according to claim 18, wherein a IO write request is synchronously written to said write cache region and said read cache region.
20. The system according to claim 18, wherein a IO write request is asynchronously written to said write cache region and said read cache region.
US12/417,096 2008-04-22 2009-04-02 System to reduce drive overhead using a mirrored cache volume in a storage array Expired - Fee Related US8140762B2 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
US12/417,096 US8140762B2 (en) 2008-04-22 2009-04-02 System to reduce drive overhead using a mirrored cache volume in a storage array
TW098143847A TWI371686B (en) 2009-04-02 2009-12-21 System and method to reduce drive overhead using a mirrored cache volume in a storage array
JP2010071656A JP5415333B2 (en) 2009-04-02 2010-03-26 A system that reduces drive overhead by using a cache volume mirrored in a storage array
EP10158683.2A EP2237157B1 (en) 2009-04-02 2010-03-31 System to reduce drive overhead using a mirrored cache volume in a storage array
KR1020100029143A KR101124480B1 (en) 2009-04-02 2010-03-31 System to reduce drive overhead using a mirrored cache volume in a storage array
CN2010101468523A CN101859234B (en) 2009-04-02 2010-04-01 System to reduce drive overhead using mirrored cache volume in storage array
JP2012226878A JP2013047965A (en) 2009-04-02 2012-10-12 System for reducing drive overhead by using cache volume mirrored by storage array

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US4681508P 2008-04-22 2008-04-22
US8080608P 2008-07-15 2008-07-15
US8076208P 2008-07-15 2008-07-15
US10003408P 2008-09-25 2008-09-25
US12/417,096 US8140762B2 (en) 2008-04-22 2009-04-02 System to reduce drive overhead using a mirrored cache volume in a storage array

Publications (2)

Publication Number Publication Date
US20090265507A1 US20090265507A1 (en) 2009-10-22
US8140762B2 true US8140762B2 (en) 2012-03-20

Family

ID=41202080

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/238,858 Expired - Fee Related US8296782B2 (en) 2008-04-22 2008-09-26 System eliminating hardware duplication during application testing of an internal storage array across different operating systems
US12/417,096 Expired - Fee Related US8140762B2 (en) 2008-04-22 2009-04-02 System to reduce drive overhead using a mirrored cache volume in a storage array

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/238,858 Expired - Fee Related US8296782B2 (en) 2008-04-22 2008-09-26 System eliminating hardware duplication during application testing of an internal storage array across different operating systems

Country Status (1)

Country Link
US (2) US8296782B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9582439B2 (en) 2013-11-14 2017-02-28 Samsung Electronics Co., Ltd. Nonvolatile memory system and operating method thereof
US11693747B2 (en) 2016-08-19 2023-07-04 Samsung Electronics Co., Ltd. Adaptive multipath fabric for balanced performance and high availability

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8499120B2 (en) * 2008-10-17 2013-07-30 Seagate Technology Llc User selectable caching management
US8380911B2 (en) 2010-09-13 2013-02-19 Lsi Corporation Peripheral device, program and methods for responding to a warm reboot condition
KR101755650B1 (en) 2011-04-26 2017-07-10 삼성전자주식회사 I/o scheduling device and therefor method for use in storage device
US20130067289A1 (en) * 2011-09-14 2013-03-14 Ariel Maislos Efficient non-volatile read cache for storage system
US8966170B2 (en) 2012-01-31 2015-02-24 Avago Technologies General Ip (Singapore) Pte. Ltd. Elastic cache of redundant cache data
US9047200B2 (en) * 2012-01-31 2015-06-02 Avago Technologies General Ip (Singapore) Pte. Ltd. Dynamic redundancy mapping of cache data in flash-based caching systems
US9232005B1 (en) * 2012-06-15 2016-01-05 Qlogic, Corporation Methods and systems for an intelligent storage adapter used for both SAN and local storage access
US9776270B2 (en) 2013-10-01 2017-10-03 Globalfoundries Inc. Chip joining by induction heating
US9454305B1 (en) 2014-01-27 2016-09-27 Qlogic, Corporation Method and system for managing storage reservation
JP6036736B2 (en) 2014-03-31 2016-11-30 日本電気株式会社 Cache device, storage device, cache control method, and storage control program
US9423980B1 (en) 2014-06-12 2016-08-23 Qlogic, Corporation Methods and systems for automatically adding intelligent storage adapters to a cluster
US9436654B1 (en) 2014-06-23 2016-09-06 Qlogic, Corporation Methods and systems for processing task management functions in a cluster having an intelligent storage adapter
US9477424B1 (en) 2014-07-23 2016-10-25 Qlogic, Corporation Methods and systems for using an intelligent storage adapter for replication in a clustered environment
US9460017B1 (en) 2014-09-26 2016-10-04 Qlogic, Corporation Methods and systems for efficient cache mirroring
US9483207B1 (en) 2015-01-09 2016-11-01 Qlogic, Corporation Methods and systems for efficient caching using an intelligent storage adapter
US9588901B2 (en) 2015-03-27 2017-03-07 Intel Corporation Caching and tiering for cloud storage
US10664189B2 (en) * 2018-08-27 2020-05-26 International Business Machines Corporation Performance in synchronous data replication environments
CN110928495B (en) * 2019-11-12 2023-09-22 杭州宏杉科技股份有限公司 Data processing method and device on multi-control storage system

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5586291A (en) 1994-12-23 1996-12-17 Emc Corporation Disk controller with volatile and non-volatile cache memories
US5974506A (en) 1996-06-28 1999-10-26 Digital Equipment Corporation Enabling mirror, nonmirror and partial mirror cache modes in a dual cache system
US6446237B1 (en) 1998-08-04 2002-09-03 International Business Machines Corporation Updating and reading data and parity blocks in a shared disk system
US6574709B1 (en) 1999-09-30 2003-06-03 International Business Machine Corporation System, apparatus, and method providing cache data mirroring to a data storage system
US20030212870A1 (en) 2002-05-08 2003-11-13 Nowakowski Steven Edmund Method and apparatus for mirroring data stored in a mass storage system
US20030212869A1 (en) 2002-05-09 2003-11-13 Burkey Todd R. Method and apparatus for mirroring data stored in a mass storage system
US20040117580A1 (en) 2002-12-13 2004-06-17 Wu Chia Y. System and method for efficiently and reliably performing write cache mirroring
US20040117438A1 (en) 2000-11-02 2004-06-17 John Considine Switching system
US20050050273A1 (en) 2003-08-27 2005-03-03 Horn Robert L. RAID controller architecture with integrated map-and-forward function, virtualization, scalability, and mirror consistency
US6912669B2 (en) 2002-02-21 2005-06-28 International Business Machines Corporation Method and apparatus for maintaining cache coherency in a storage system
US20050172074A1 (en) 2004-02-04 2005-08-04 Sandisk Corporation Dual media storage device
US20050216660A1 (en) 2003-06-19 2005-09-29 Fujitsu Limited RAID apparatus, RAID control method, and RAID control program
US20060206663A1 (en) * 2005-03-11 2006-09-14 Nec Corporation Disk array device and shared memory device thereof, and control program and control method of disk array device
US20070050571A1 (en) * 2005-09-01 2007-03-01 Shuji Nakamura Storage system, storage device, and control method thereof
US20080256316A1 (en) 2005-10-28 2008-10-16 International Business Machines Corporation Mirroring System Memory In Non-Volatile Random Access Memory (NVRAM) For Fast Power On/Off Cycling
EP2237157A1 (en) 2009-04-02 2010-10-06 LSI Corporation System to reduce drive overhead using a mirrored cache volume in a storage array

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6493772B1 (en) * 1999-08-23 2002-12-10 International Business Machines Corporation System and method with guaranteed maximum command response time

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5586291A (en) 1994-12-23 1996-12-17 Emc Corporation Disk controller with volatile and non-volatile cache memories
US5974506A (en) 1996-06-28 1999-10-26 Digital Equipment Corporation Enabling mirror, nonmirror and partial mirror cache modes in a dual cache system
US6446237B1 (en) 1998-08-04 2002-09-03 International Business Machines Corporation Updating and reading data and parity blocks in a shared disk system
US6574709B1 (en) 1999-09-30 2003-06-03 International Business Machine Corporation System, apparatus, and method providing cache data mirroring to a data storage system
US20040117438A1 (en) 2000-11-02 2004-06-17 John Considine Switching system
US6912669B2 (en) 2002-02-21 2005-06-28 International Business Machines Corporation Method and apparatus for maintaining cache coherency in a storage system
US20030212870A1 (en) 2002-05-08 2003-11-13 Nowakowski Steven Edmund Method and apparatus for mirroring data stored in a mass storage system
US20030212869A1 (en) 2002-05-09 2003-11-13 Burkey Todd R. Method and apparatus for mirroring data stored in a mass storage system
US20040117580A1 (en) 2002-12-13 2004-06-17 Wu Chia Y. System and method for efficiently and reliably performing write cache mirroring
US20050216660A1 (en) 2003-06-19 2005-09-29 Fujitsu Limited RAID apparatus, RAID control method, and RAID control program
US20050050273A1 (en) 2003-08-27 2005-03-03 Horn Robert L. RAID controller architecture with integrated map-and-forward function, virtualization, scalability, and mirror consistency
US20050172074A1 (en) 2004-02-04 2005-08-04 Sandisk Corporation Dual media storage device
US20060206663A1 (en) * 2005-03-11 2006-09-14 Nec Corporation Disk array device and shared memory device thereof, and control program and control method of disk array device
US20070050571A1 (en) * 2005-09-01 2007-03-01 Shuji Nakamura Storage system, storage device, and control method thereof
US20080256316A1 (en) 2005-10-28 2008-10-16 International Business Machines Corporation Mirroring System Memory In Non-Volatile Random Access Memory (NVRAM) For Fast Power On/Off Cycling
EP2237157A1 (en) 2009-04-02 2010-10-06 LSI Corporation System to reduce drive overhead using a mirrored cache volume in a storage array

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9582439B2 (en) 2013-11-14 2017-02-28 Samsung Electronics Co., Ltd. Nonvolatile memory system and operating method thereof
US11693747B2 (en) 2016-08-19 2023-07-04 Samsung Electronics Co., Ltd. Adaptive multipath fabric for balanced performance and high availability

Also Published As

Publication number Publication date
US20090265507A1 (en) 2009-10-22
US20090265724A1 (en) 2009-10-22
US8296782B2 (en) 2012-10-23

Similar Documents

Publication Publication Date Title
US8140762B2 (en) System to reduce drive overhead using a mirrored cache volume in a storage array
US9304901B2 (en) System and method for handling I/O write requests
US9442802B2 (en) Data access methods and storage subsystems thereof
US9229653B2 (en) Write spike performance enhancement in hybrid storage systems
EP2237157B1 (en) System to reduce drive overhead using a mirrored cache volume in a storage array
US8650354B2 (en) Prefetching tracks using multiple caches
US8745325B2 (en) Using an attribute of a write request to determine where to cache data in a storage system having multiple caches including non-volatile storage cache in a sequential access storage device
US8806122B2 (en) Caching data in a storage system having multiple caches including non-volatile storage cache in a sequential access storage device
CN110268391B (en) System and method for caching data
US9075729B2 (en) Storage system and method of controlling data transfer in storage system
US11042324B2 (en) Managing a raid group that uses storage devices of different types that provide different data storage characteristics
US20180089088A1 (en) Apparatus and method for persisting blocks of data and metadata in a non-volatile memory (nvm) cache
US8862819B2 (en) Log structure array
US20150081967A1 (en) Management of storage read requests
KR20150050457A (en) Solid state memory command queue in hybrid device
US8762636B2 (en) Data storage system having a global cache memory distributed among non-volatile memories within system disk drives
US8825952B2 (en) Handling high priority requests in a sequential access storage device having a non-volatile storage cache
US20080059708A1 (en) Command queue ordering by positionally pushing access commands
US10459658B2 (en) Hybrid data storage device with embedded command queuing
US10628045B2 (en) Internal data transfer management in a hybrid data storage device
CN115826882B (en) Storage method, device, equipment and storage medium
US6934803B2 (en) Methods and structure for multi-drive mirroring in a resource constrained raid controller
US11327683B2 (en) RAID storage-device-assisted read-modify-write system
US20240143512A1 (en) Write buffer linking for easy cache reads

Legal Events

Date Code Title Description
AS Assignment

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JIBBE, MAHMOUD K.;KANNAN, SENTHIL;REEL/FRAME:022496/0129;SIGNING DATES FROM 20090401 TO 20090402

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JIBBE, MAHMOUD K.;KANNAN, SENTHIL;SIGNING DATES FROM 20090401 TO 20090402;REEL/FRAME:022496/0129

ZAAA Notice of allowance and fees due

Free format text: ORIGINAL CODE: NOA

ZAAB Notice of allowance mailed

Free format text: ORIGINAL CODE: MN/=.

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031

Effective date: 20140506

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388

Effective date: 20140814

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039

Effective date: 20160201

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039

Effective date: 20160201

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

AS Assignment

Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE

Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047230/0133

Effective date: 20180509

AS Assignment

Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047630/0456

Effective date: 20180905

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20240320