US8065646B2 - Method and a computer readable medium for performing static timing analysis of a design of an integrated circuit - Google Patents
Method and a computer readable medium for performing static timing analysis of a design of an integrated circuit Download PDFInfo
- Publication number
- US8065646B2 US8065646B2 US12/066,225 US6622508A US8065646B2 US 8065646 B2 US8065646 B2 US 8065646B2 US 6622508 A US6622508 A US 6622508A US 8065646 B2 US8065646 B2 US 8065646B2
- Authority
- US
- United States
- Prior art keywords
- setup
- time
- input
- hold
- setup time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- 238000013461 design Methods 0.000 title claims abstract description 32
- 230000003068 static effect Effects 0.000 title claims description 23
- 230000007704 transition Effects 0.000 claims 1
- 230000000630 rising effect Effects 0.000 description 20
- 238000013507 mapping Methods 0.000 description 11
- 238000012938 design process Methods 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000003786 synthesis reaction Methods 0.000 description 3
- 230000001960 triggered effect Effects 0.000 description 3
- 230000001413 cellular effect Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3315—Design verification, e.g. functional simulation or model checking using static timing analysis [STA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
- G06F30/3312—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
Definitions
- the present invention relates to a method and a computer readable medium for analyzing a design of an integrated circuit and especially for static timing analysis.
- Modern integrated circuits include a very large amount of logic circuits such as flip flops, logic gates and the like.
- the design process is relatively long and includes multiple stages such as high level description, synthesis, placement and routing, extraction, static timing analysis and the like.
- Various vendors provide software tools capable of performing static timing analysis. These tools include, for example, Quartus® II of AlteraTM, of California U.S.A.; TimerTM of ActelTM of California, U.S.A., and PathMill® and PrimeTimeTM of SynopsysTM of California, U.S.A.
- synthesis is responsive to design constraints (including timing constraints) and to the characteristics of designed components.
- design constraints including timing constraints
- characteristics of designed components are usually gathered in a cell library.
- Various vendors offer standard cell libraries, including Libra-Visa of Synopsys.
- Static timing analysis usually includes analyzing, debugging and validating the timing performance of a design of an integrated circuit. During this stage the timing associated with the propagation of signals through a designed integrated circuit are calculated. Especially, this analysis checks whether the delay of a component fits the clock frequency requirements, and whether hold and setup violations occurred.
- a hold violation is determined by checking if a data or a control input signal that is provided to a certain component was steady for at least a predefined period (referred to as a worst case hold time) relative to a corresponding clock event occurred.
- a clock event is usually a rising or falling edge of the clock signal.
- a setup violation is determined by checking if a data or a control input signal that is provided to a certain component was steady for at least a predefined period (referred to setup period) before a corresponding clock event occurred.
- the worst case hold time guarantees that regardless of the setup time the component will operate in a proper manner.
- FIG. 1 illustrates an exemplary circuit
- FIG. 2 illustrates a method for analyzing a design of an integrated circuit, according to an embodiment of the invention
- FIG. 3 illustrates various timing diagrams, according to an embodiment of the invention
- FIG. 4 illustrates a method for analyzing a design of an integrated circuit, according to an embodiment of the invention
- FIG. 5 illustrates a method for defining a cell library, according to an embodiment of the invention
- FIG. 6 illustrates an integrated circuit design process, according to an embodiment of the invention
- FIG. 7 illustrates a design station, according to an embodiment of the invention.
- FIG. 1 illustrates an exemplary circuit 10 .
- Circuit 10 includes multiple components such as D-type flip-flops 20 , 22 and 24 , as well as additional circuitries 30 and 32 that are connected between the flip flops. It is assumed that all flip flops 20 , 22 and 24 receive the same clock signal and that the clock signals provided to the different flip flops are not skewed. This is not necessarily so. It is further noted that components other than flip flops can be analyzed and that the cell library can include cells other than flip flops. Typically such a library also includes logic gates.
- Each flip flop can be characterized by multiple pairs of setup times and hold times. Conveniently, longer hold times are associated with shorter setup times. For example, the inventors found that very long setup times are associated with relatively short hold times. Conveniently, the sum of one pair of setup time and its associated hold time differs from a sum of another pair of setup time and its associated hold time.
- flip flops 20 , 22 and 24 can be characterized by the same mapping between multiple setup times and hold times, but this is not necessarily so.
- setup time and hold time pairs of a certain component can be fed into a design station in various manners.
- circuit 10 is usually included within an integrated circuit that can be, for example, a processor, a system on chip.
- the integrated circuit can be included within a large range of systems of objects such as but not limited to a stationary device or a mobile device, such as but not limited to a cellular phone, a personal data accessory, a computer, a vehicle, a satellite, and the like.
- circuit 10 can be a part of a boundary scan register that is activated by a relatively slow clock in which hold violation (rather then setup violation) occur, but this is necessarily so.
- FIG. 2 illustrates a method 100 for analyzing a design of an integrated circuit, according to an embodiment of the invention.
- Method 100 conveniently starts by stage 110 of defining, for at least one designed component of the integrated circuit, a mapping between multiple hold values and multiple setup values. Many (or all) components can be associated with such a mapping, while other components can be characterized by a single setup time and a single hold time.
- the overall period during which a control or data signal has to be stable is not fixed.
- a sum of first setup time and a corresponding hold time is not necessarily the same as another sum of another setup time and a corresponding hold time.
- the relationship between the setup times and the hold times is non-linear.
- mapping can be associated with a certain component in various alternative ways.
- stage 110 can be followed by stage 120 of defining at least one component by associating it with multiple hold times and multiple setup times.
- stage 120 of defining at least one component by associating it with multiple hold times and multiple setup times.
- at least one cell definition can include these multiple setup and hold times.
- stage 110 is followed by stage 130 of associating a single pair of setup time and corresponding hold time with each designed component.
- K different components are defined in the cell library.
- M cells can be defined wherein K>M.
- stage 110 - 130 is not executed for any design process. These stages are rather preliminary stages that are executed during the definition of a cell library.
- the cell library can be used during multiple design processes of multiple integrated circuits.
- stage 200 of defining possible timings of signals to be provided to the integrated circuit.
- This stage includes defining possible time windows during which signals can be provided to the integrated circuit.
- timing limitations imposed upon the provision of signals to the integrated circuit. The amount of typical scenarios can be very large but finite.
- the setup times and hold times can be responsive to additional parameters such as voltage, temperature and the like.
- the cell library can also include this relationship.
- the cell library can include the worst setup time and/or the worst hold times for a range of possible temperatures values.
- the cell library can also include the worst setup time and worst hold times for a range of possible voltage supply values, and/or a combination of voltage supply and temperature values.
- the dependency between voltage and/or temperature and a range of possible setup times and/or hold times can be represented by few (even a single) setup times or hold times. This representation does not necessarily include the worst case scenario.
- Stage 200 is followed by stage 240 of determining relationships between clock events and corresponding data/control events that ideally precede the clock events, in response to the possible timing of signals.
- a data/control event can be a control event or a data event or a combination of both. Such an event occurs when at least one data and/or control signal changes.
- Stage 240 conveniently includes determining the timing of signal propagation through the designed integrated circuit and especially determining for at least one designed component, and for multiple possible signals arrival times, at least one shortest time period between an occurrence of a clock event and an occurrence of the corresponding data (or control) event.
- stage 240 can include calculating the shortest time period between the rising edge of that data signal and the rising edge of the clock signal.
- stage 240 conveniently includes calculating the time period between the latest data or control signal change and the earliest clock event.
- Stage 240 can include determining the setup time of each component. This setup time is conveniently the shortest setup time of each component that is still longer than the shortest acceptable time period between the change of the control or data signal and the corresponding clock signal. If no such setup time is found then setup violation occurs and has to be corrected.
- Stage 240 is followed by stage 260 of determining at least one hold parameter in response to the relationships.
- This stage conveniently includes using the mapping between multiple setup values and the multiple hold times and finding the hold time that corresponds to the setup time found in stage 240 .
- Stage 260 is followed by stage 280 of calculating hold violations by comparing the hold times determined during stage 260 to the relative timings of clock signals and corresponding data or clock signals.
- the relative timing can include the shortest period between a clock event and a following data or control change.
- Stage 280 is followed by stage 300 of correcting hold violation.
- stage 300 also includes correcting setup violations.
- Stage 300 can include at least one of the following stages: (i) replacing one component by another component from the cell library that differs by its setup time or its hold time from the replaced component, (ii) introducing a delay within the path of the data or control signal that caused a hold violation, (iii) introducing multi-cycle paths, and the like.
- Stage 300 can be followed by stage 240 such that stages 240 - 300 are repeated until the timing violations are corrected.
- the repetition can also be responsive to another or to an alternative control criterion, such as the amount of iterations, and the like.
- FIG. 3 illustrates various timing diagrams 61 , 62 , 71 and 72 , according to an embodiment of the invention. For simplicity of explanation the rising period and falling period of each signal was assumed to be negligible.
- the rising period and/or falling period are taken into account when determining setup an/or hold violations.
- a mapping between setup times, hold times and relevant rising or falling periods of the corresponding signals If, for example a device is triggered by a rising edge of the clock and the corresponding data raises before the rising edge of the clock and is negated after the rising edge of the clock the setup violation is responsive to the rising period of the clock signal and the rising period of the data signal. A hold violation is determined in view of the setup period, the rising period of the clock signal and the falling period of the data signal.
- the timing diagrams illustrate various timing windows of various clock and data signals that arrive to flip flop 20 . Each timing window is illustrated by the earliest signal and the latest signal that define the timing window.
- flip flop 20 is triggered by the rising edge of clock signal CLK 60 and that it also receives a data signal D 70 .
- the rising edge of CLK 60 can arrive to the clock input of flip flop 20 between T 3 and T 4 , as illustrated by lines 61 and 62 .
- the rising edge of CLK 60 is a clock event.
- the rising edge (data event) of data signal D 70 can arrive to the data input of flip flop 20 between T 1 and T 2 , and can be negated (another data event) between T 5 and T 6 . It is noted that this signal can be first negated and then asserted.
- Table 1 illustrates the multiple setup times and hold times that characterized flip flop 20 :
- Clock skews can shift the timing of signals that are later compares to the setup and hold times. It is also assumed that: (i) SU 1 ⁇ SU 2 ⁇ SU 3 ⁇ SU 4 , (ii) H 1 >H 2 >H 3 >H 4 , that (SU 1 +H 1 ) differs from at least one of the following sums: (SU 2 +H 2 ), (SU 3 +H 3 ) or (SU 4 +H 4 ), and that (iv) the ratio (SU 1 /SU 2 ) differs from at least one of the following ratios: (H 2 /H 1 ), (H 3 /H 2 ) or (H 4 /H 3 ).
- stage 240 may include determining the shortest period between the assertion of the data signal D 70 and the rising edge of CLK 60 . This period is T 3 -T 2 .
- Stage 240 may also include calculating the shortest setup period out of SU 1 -SU 4 that is still shorter than T 3 -T 2 . If such a setup period is not found that there is a need to correct this setup violation by various means including delays, cell replacement and the like. Assuming that such a set up period is found and that it is SU 2 then stage 260 , that follows stage 240 , includes selecting H 2 as the relevant hold time.
- Stage 260 is followed by stage 280 of calculating hold violations by comparing the relevant hold time H 2 to the timing difference between the latest possible CKL 60 rising edge (T 4 ) and the earliest negation of D 70 (T 5 ).
- FIG. 4 illustrates a method 400 for analyzing an design of an integrated circuit, according to an embodiment of the invention.
- Method 400 starts by stage 110 of defining, for at least one designed component of the integrated circuit, a mapping between multiple hold times and multiple setup times. This mapping is not responsive to clock skews.
- stage 110 can be followed by optional stage 120 or 130 .
- stage 280 of calculating hold violations in response to the mapping can be followed by stage 280 of calculating hold violations in response to the mapping.
- FIG. 5 illustrates method 500 for defining a cell library, according to an embodiment of the invention.
- Method 500 starts by stage 510 of defining at least one internal delay of a designed component.
- Stage 510 is followed by stage 520 of providing a cell that is characterized by multiple hold times and multiple setup values.
- the relationship between these times is not responsive to clock skews.
- the period during which a signal has to be stable is not fixed.
- a sum of first setup time and a corresponding hold time is not necessarily the same as a another sum of another setup time and a corresponding hold time.
- the relationship between the setup times and the hold times is non-linear.
- mapping can be associated with a certain component in various alternative ways. Some of these ways are illustrated in relation to stage 110 of FIG. 2 .
- FIG. 6 illustrates an integrated circuit design process 600 , according to an embodiment of the invention.
- Process 600 starts by stage 610 of high level circuit design. This stage can include using a high level design language such as Verilog, RTL and the like. Stage 610 is followed by stage 620 of design synthesis, given various timing constraints (possible timings of signals to be provided to the integrated circuit), and given a cell library.
- stage 610 can include using a high level design language such as Verilog, RTL and the like.
- stage 610 is followed by stage 620 of design synthesis, given various timing constraints (possible timings of signals to be provided to the integrated circuit), and given a cell library.
- the cell library or at least some of the cells of the cell library can be defined by using stages 110 - 130 or stages 510 - 520 . Some of the content of the cell library can be determined in prior art manners, such as receiving a standard cell library, using predefined cell libraries and the like.
- Stage 620 is followed by stage 630 of performing placement and routing.
- stage 630 is followed by stage 640 of performing static timing analysis.
- stage 640 can includes include various stages of method 100 or method 400 . According to another embodiment of the invention these stages can be applied in combination with prior art static timing analysis stages.
- stage 640 can include stage 642 of performing a prior art static timing analysis based upon worst case hold time and setup time and receiving timing violations. Stage 642 is followed by stage 644 of determining, in response to the possible timing of signals arriving to the components, the appropriate setup times and the corresponding hold times. Stage 644 can include stage 240 and 260 .
- Stage 644 is followed by stage 300 of correcting timing violations.
- FIG. 7 illustrates a design station 710 , according to an embodiment of the invention.
- the design station can be a stand-alone station or part of a network or a group of design station.
- the design station is illustrated, for convenience of explanation as a desktop computer 710 that includes a processor 720 as well as a computer readable medium 700 that stores a set of instructions to be executed by the processor 720 .
- the processor 720 can access a cell library 750 during the various design stages.
- design station configurations are known in the art and can be applied.
- the design can be implemented by many designers that have access to multiple design stations that in turn can access remote storage devices that can store cell libraries, instructions, integrated circuit designs and the like.
- the mentioned above methods can be executed by a processor that executed a set of instructions that is stored within a computer readable medium.
- This medium can include magnetic storage devices (such as magnetic tape, diskettes, disk drives), optical storage devices (such as DVD, CD) and the like.
- the processor can execute the method in cooperation with other components such as storage unit, buses and the like.
- a computer readable medium having stored thereon a set of instructions, the set of instructions, when executed by a processor, cause the processor to define possible timings of signals to be provided to the integrated circuit, to determine relationships between clock events and corresponding data/control events that ideally precede the clock events, in response to the possible timing of signals, and determine hold parameters in response to the relationships and to calculate hold violations.
- a computer readable medium having stored thereon a set of instructions, the set of instructions, when executed by a processor, cause the processor to define, for at least one designed component of the integrated circuit, a mapping between multiple hold times and multiple setup values, and to calculate hold violations.
- a computer readable medium having stored thereon a set of instructions, the set of instructions, when executed by a processor cause the processor to define cell that is characterized by multiple hold times and multiple setup times.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Setup time | Hold time | ||
SU1 | H1 | ||
SU2 | H2 | ||
SU3 | H3 | ||
SU4 | H4 | ||
Claims (20)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/IB2005/052912 WO2007029051A1 (en) | 2005-09-07 | 2005-09-07 | Method and a computer readable medium for analyzing a design of an integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080250372A1 US20080250372A1 (en) | 2008-10-09 |
US8065646B2 true US8065646B2 (en) | 2011-11-22 |
Family
ID=36001143
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/066,225 Expired - Fee Related US8065646B2 (en) | 2005-09-07 | 2005-09-07 | Method and a computer readable medium for performing static timing analysis of a design of an integrated circuit |
Country Status (2)
Country | Link |
---|---|
US (1) | US8065646B2 (en) |
WO (1) | WO2007029051A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8522178B2 (en) | 2011-09-07 | 2013-08-27 | Apple Inc. | Re-modeling a memory array for accurate timing analysis |
US10747925B1 (en) | 2019-01-25 | 2020-08-18 | International Business Machines Corporation | Variable accuracy incremental timing analysis |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117371363A (en) * | 2022-06-30 | 2024-01-09 | 长鑫存储技术有限公司 | Inspection method and device for data processing circuit and electronic equipment |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5719783A (en) * | 1996-02-07 | 1998-02-17 | Unisys Corporation | Method and apparatus for performing timing analysis on a circuit design |
US5768159A (en) | 1996-05-02 | 1998-06-16 | Northern Telecom Limited | Method of simulating AC timing characteristics of integrated circuits |
WO2000075815A1 (en) | 1999-06-04 | 2000-12-14 | Telefonaktiebolaget Lm Ericsson (Publ) | An arrangement and a method relating to design of circuits |
US6237127B1 (en) | 1998-06-08 | 2001-05-22 | Synopsys, Inc. | Static timing analysis of digital electronic circuits using non-default constraints known as exceptions |
US20010007144A1 (en) | 2000-01-04 | 2001-07-05 | Kabushiki Kaisha Toshiba | Hold violation improvement method, semiconductor integrated circuit, and program for executing hold violation improvement method by computer |
US6378113B1 (en) * | 1999-10-27 | 2002-04-23 | Synopsys, Inc. | Black box transparency in a circuit timing model |
US6584598B2 (en) * | 2001-02-16 | 2003-06-24 | Silicon Metrics Corporation | Apparatus for optimized constraint characterization with degradation options and associated methods |
US6591407B1 (en) | 2000-03-01 | 2003-07-08 | Sequence Design, Inc. | Method and apparatus for interconnect-driven optimization of integrated circuit design |
US20030149953A1 (en) | 2001-06-15 | 2003-08-07 | Science & Technology Corporation @ Unm | Integrated circuit cell library |
US20040040004A1 (en) | 2002-08-21 | 2004-02-26 | Matsushita Electric Industrial Co., Ltd. | Cell library database and timing verification and withstand voltage verification systems for integrated circuit using the same |
US20040143797A1 (en) | 2003-01-17 | 2004-07-22 | Infineon Technologies North America Corp. | 7-Tracks standard cell library |
US20040195690A1 (en) | 2003-04-02 | 2004-10-07 | Dorit Flohr | Computerized standard cell library for designing integrated circuits (ICs) with high metal layer intra cell signal wiring, and ICs including same |
US20040218831A1 (en) | 2003-04-29 | 2004-11-04 | Numerical Technologies, Inc. | Cell library that can automatically avoid forbidden pitches |
US20040237059A1 (en) | 2003-05-22 | 2004-11-25 | Ker-Min Chen | System and method for reducing design cycle time for designing input/output cells |
US20050006670A1 (en) | 2003-07-10 | 2005-01-13 | Stmicroelectronics, Inc. | Library of cells for use in designing sets of domino logic circuits in a standard cell library, or the like, and method for using same |
US6988254B2 (en) * | 2002-09-10 | 2006-01-17 | Matsushita Electric Industrial Co., Ltd. | Method for designing semiconductor integrated circuit |
US7278126B2 (en) * | 2004-05-28 | 2007-10-02 | Qualcomm Incorporated | Method and apparatus for fixing hold time violations in a circuit design |
US7747975B2 (en) * | 2005-08-31 | 2010-06-29 | Lsi Corporation | Timing violation debugging inside place and route tool |
-
2005
- 2005-09-07 US US12/066,225 patent/US8065646B2/en not_active Expired - Fee Related
- 2005-09-07 WO PCT/IB2005/052912 patent/WO2007029051A1/en active Application Filing
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5719783A (en) * | 1996-02-07 | 1998-02-17 | Unisys Corporation | Method and apparatus for performing timing analysis on a circuit design |
US5768159A (en) | 1996-05-02 | 1998-06-16 | Northern Telecom Limited | Method of simulating AC timing characteristics of integrated circuits |
US6237127B1 (en) | 1998-06-08 | 2001-05-22 | Synopsys, Inc. | Static timing analysis of digital electronic circuits using non-default constraints known as exceptions |
WO2000075815A1 (en) | 1999-06-04 | 2000-12-14 | Telefonaktiebolaget Lm Ericsson (Publ) | An arrangement and a method relating to design of circuits |
US6378113B1 (en) * | 1999-10-27 | 2002-04-23 | Synopsys, Inc. | Black box transparency in a circuit timing model |
US20010007144A1 (en) | 2000-01-04 | 2001-07-05 | Kabushiki Kaisha Toshiba | Hold violation improvement method, semiconductor integrated circuit, and program for executing hold violation improvement method by computer |
US6591407B1 (en) | 2000-03-01 | 2003-07-08 | Sequence Design, Inc. | Method and apparatus for interconnect-driven optimization of integrated circuit design |
US6584598B2 (en) * | 2001-02-16 | 2003-06-24 | Silicon Metrics Corporation | Apparatus for optimized constraint characterization with degradation options and associated methods |
US20030149953A1 (en) | 2001-06-15 | 2003-08-07 | Science & Technology Corporation @ Unm | Integrated circuit cell library |
US20040040004A1 (en) | 2002-08-21 | 2004-02-26 | Matsushita Electric Industrial Co., Ltd. | Cell library database and timing verification and withstand voltage verification systems for integrated circuit using the same |
US6988254B2 (en) * | 2002-09-10 | 2006-01-17 | Matsushita Electric Industrial Co., Ltd. | Method for designing semiconductor integrated circuit |
US20040143797A1 (en) | 2003-01-17 | 2004-07-22 | Infineon Technologies North America Corp. | 7-Tracks standard cell library |
US20040195690A1 (en) | 2003-04-02 | 2004-10-07 | Dorit Flohr | Computerized standard cell library for designing integrated circuits (ICs) with high metal layer intra cell signal wiring, and ICs including same |
US20040218831A1 (en) | 2003-04-29 | 2004-11-04 | Numerical Technologies, Inc. | Cell library that can automatically avoid forbidden pitches |
US20040237059A1 (en) | 2003-05-22 | 2004-11-25 | Ker-Min Chen | System and method for reducing design cycle time for designing input/output cells |
US20050006670A1 (en) | 2003-07-10 | 2005-01-13 | Stmicroelectronics, Inc. | Library of cells for use in designing sets of domino logic circuits in a standard cell library, or the like, and method for using same |
US7278126B2 (en) * | 2004-05-28 | 2007-10-02 | Qualcomm Incorporated | Method and apparatus for fixing hold time violations in a circuit design |
US7747975B2 (en) * | 2005-08-31 | 2010-06-29 | Lsi Corporation | Timing violation debugging inside place and route tool |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8522178B2 (en) | 2011-09-07 | 2013-08-27 | Apple Inc. | Re-modeling a memory array for accurate timing analysis |
US10747925B1 (en) | 2019-01-25 | 2020-08-18 | International Business Machines Corporation | Variable accuracy incremental timing analysis |
Also Published As
Publication number | Publication date |
---|---|
US20080250372A1 (en) | 2008-10-09 |
WO2007029051A1 (en) | 2007-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070089076A1 (en) | Application of consistent cycle context for related setup and hold tests for static timing analysis | |
US8769470B2 (en) | Timing closure in chip design | |
MX2007000249A (en) | Method and apparatus for fixing hold time violations in a circuit design. | |
US10606307B2 (en) | Apparatus and method for achieving glitch-free clock domain crossing signals | |
US20060247906A1 (en) | Method for estimating clock jitter for static timing measurements of modeled circuits | |
US7251794B2 (en) | Simulation testing of digital logic circuit designs | |
US20200026812A1 (en) | Pessimism in static timing analysis | |
US8539413B1 (en) | Frequency optimization using useful skew timing | |
US7437696B2 (en) | Method and device for determining the time response of a digital circuit | |
US20090134912A1 (en) | Adjustable hold flip flop and method for adjusting hold requirements | |
US7562266B2 (en) | Method and device for verifying timing in a semiconductor integrated circuit | |
US8065646B2 (en) | Method and a computer readable medium for performing static timing analysis of a design of an integrated circuit | |
US7747972B2 (en) | Methods and apparatuses for timing analysis of electronic circuits | |
US8453090B2 (en) | System and method for optimizing logic timing | |
US9449127B1 (en) | System for verifying timing constraints of IC design | |
US10354029B2 (en) | Method for equipping registers of an integrated circuit to detect timing violations | |
KR102129649B1 (en) | Automatic clock tree synthesis exceptions generation | |
US20030212972A1 (en) | Unconventional clocked circuit components having multiple timing models | |
WO2023020238A1 (en) | Balancing cycle stealing with early mode violations | |
US7735032B2 (en) | Early HSS Rx data sampling | |
US20080069277A1 (en) | Method and apparatus for modeling signal delays in a metastability protection circuit | |
US7840925B1 (en) | Source specific timing checks on synchronous elements using a static timing analysis engine | |
US7802214B2 (en) | Methods and apparatuses for timing analysis of electronics circuits | |
US8886511B2 (en) | Modeling output delay of a clocked storage element(s) | |
US7480607B2 (en) | Circuit design verification |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PRIEL, MICHAEL;KUZMIN, DAN;ROZEN, ANTON;AND OTHERS;REEL/FRAME:020648/0492 Effective date: 20080203 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:021194/0593 Effective date: 20080425 Owner name: CITIBANK, N.A.,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:021194/0593 Effective date: 20080425 |
|
AS | Assignment |
Owner name: CITIBANK, N.A.,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024085/0001 Effective date: 20100219 Owner name: CITIBANK, N.A., NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024085/0001 Effective date: 20100219 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
ZAAA | Notice of allowance and fees due |
Free format text: ORIGINAL CODE: NOA |
|
ZAAB | Notice of allowance mailed |
Free format text: ORIGINAL CODE: MN/=. |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0688 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058 Effective date: 20160218 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212 Effective date: 20160218 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040652/0180 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:041354/0148 Effective date: 20161107 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001 Effective date: 20160218 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001 Effective date: 20190903 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20231122 |