US8022402B2 - Active device array substrate - Google Patents

Active device array substrate Download PDF

Info

Publication number
US8022402B2
US8022402B2 US12/343,510 US34351008A US8022402B2 US 8022402 B2 US8022402 B2 US 8022402B2 US 34351008 A US34351008 A US 34351008A US 8022402 B2 US8022402 B2 US 8022402B2
Authority
US
United States
Prior art keywords
electrically connected
data line
connecting conductors
data lines
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/343,510
Other versions
US20100140615A1 (en
Inventor
Jen-Chieh Li
Shun-Fa Feng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AU Optronics Corp
Original Assignee
AU Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AU Optronics Corp filed Critical AU Optronics Corp
Assigned to AU OPTRONICS CORPORATION reassignment AU OPTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FENG, Shun-fa, LI, JEN-CHIEH
Publication of US20100140615A1 publication Critical patent/US20100140615A1/en
Application granted granted Critical
Publication of US8022402B2 publication Critical patent/US8022402B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix

Definitions

  • the present invention is related to an active device array substrate, and more particularly, related to an active array substrate capable of preventing open circuit of signal lines during testing processes.
  • TFT-LCD Thin film transistor liquid crystal displays
  • testing processes are performed necessarily so as to ensure the liquid crystal display panels are capable of operating normally.
  • shorting bars are adapted to test the liquid crystal display panels.
  • a testing signal is input to all the scan lines simultaneously through a gate shorting bar electrically connected to the scan lines so as to enable all the pixels.
  • red, green and blue testing signals transmitted by a plurality of source shorting bars are respectively input to all the pixels through connecting conductors and data lines. After the testing signals are input to the pixels, the liquid crystal display panels are observed so as to determine whether the liquid crystal display panels display normally.
  • line defects are usually detected.
  • the line defects are not absolutely resulted from broken data lines or broken scan lines.
  • the line defects result from open circuit of the connecting conductor(s) electrically connected between the data lines and the source shorting bars or electrically connected between the scan line and the gate shorting bar.
  • the above-mentioned line defect phenomenon usually occurs, wherein each one of the first three column of pixel within one data line. Since testing signals having excess current (i.e.
  • red, green, and blue testing signals are applied during the testing processes of the liquid crystal display panels, the connecting conductors connected between the first three data lines (or namely the forward three data lines, or namely the preceding three data lines) and the source shorting bars are usually broken.
  • the connecting conductors connected between the first three data lines or namely the forward three data lines, or namely the preceding three data lines
  • the source shorting bars are usually broken.
  • a prior art solution is provided. The prior art solution is illustrated in FIG. 1A and FIG. 1B .
  • FIG. 1A is a top view of a prior art testing circuit.
  • FIG. 1B is an equivalent circuitry of the prior art testing circuit shown in FIG. 1A .
  • the layout of the 1 st data line DL 1 , the 2 nd data line DL 2 , and the 3 rd data lines DL 3 in the prior art testing circuit 100 is modified so as to reduce the broken phenomenon of the connecting conductors 120 .
  • an end of the 1 st data line DL 1 branches and is electrically connected to the shorting bar 110 through two connecting conductors 120 ; an end of the 2 nd data line DL 2 branches and is electrically connected to the shorting bar 110 through two connecting conductors 120 ; and an end of the 3 rd data lines DL 3 branches and is electrically connected to the shorting bar 110 through two connecting conductors 120 .
  • testing signals having excess current are still applied to the 1 st data line DL 1 , the 2 nd data line DL 2 , and the 3 rd data lines DL 3 during the testing processes of the liquid crystal display panels.
  • the branch design of the ends of the 1 st data line DL 1 , the 2 nd data line DL 2 , and the 3 rd data lines DL 3 is not effective to reduce the probability of the broken phenomenon of the connecting conductors 120 .
  • the broken phenomenon of the connecting conductors 120 marked in a circle in FIG. 2A and FIG. 2B is serious.
  • the position A′ shown in FIG. 1A is corresponding to the portion marked in a circle shown in FIG. 2A while the position A′′ shown in FIG. 1B is corresponding to the portion marked in a circle shown in FIG. 2B .
  • the present is directed to provide an active device array substrate capable of reducing the probability of line defects.
  • an active device array substrate including a substrate, a pixel array, and peripheral circuit.
  • the substrate has a display region and a peripheral region.
  • the pixel array is disposed on the display region of the substrate, wherein the pixel array includes a plurality of signal lines and a plurality of pixels, each of the pixels is electrically connected to the signal lines respectively and extends from the display region to the peripheral region.
  • the peripheral circuit is disposed on the peripheral region and includes a testing circuit electrically connected to the signal lines.
  • the testing circuit includes a plurality of shorting bars and a plurality of connecting conductors, wherein each of the signal lines is electrically connected to one of the shorting bars through one of the connecting connectors respectively, and at least two of the signal lines connected to the same shorting bar are electrically connected to each other through one of the connecting conductors.
  • the signal lines includes a plurality of scan lines and a plurality of data lines, wherein the scan lines and the data lines extend from the display region to the peripheral region, and the data lines are electrically connected to the testing circuit.
  • the shorting bars include a first shorting bar and a second shorting bar, and a third shorting bar, wherein the data lines includes a plurality of first data lines electrically connected to the first shorting bar, a plurality of second data lines electrically connected to the second shorting bar, and a plurality of third data lines electrically connected to the third shorting bar.
  • the first data lines includes a plurality of (3n ⁇ 2) th data lines
  • the second data lines includes a plurality of (3n ⁇ 1) th data lines
  • the third data lines includes a plurality of (3n) th data lines
  • n is any integer.
  • the connecting conductors includes a plurality of first connecting conductors, a plurality of second connecting conductors, and a plurality of third connecting conductors.
  • the first connecting conductors are electrically connected to the first data lines and the first shorting bar.
  • the second connecting conductors are electrically connected to the second data lines and the second shorting bar.
  • the third connecting conductors are electrically connected to the third data lines and the third shorting bar.
  • the 1 st data line and the 4 th data line are electrically connected to each other through one of the first connecting conductors.
  • the 1 st data line, the 4 th data line, and the 7 th data line are electrically connected to each other through one of the first connecting conductors.
  • the 2 nd data line and the 5 th data line are electrically connected to each other through one of the second connecting conductors.
  • the 2 nd data line, the 5 th data line, and the 8 th data line are electrically connected to each other through one of the second connecting conductors.
  • the 3 rd data line and the 6 th data line are electrically connected to each other through one of the third connecting conductors.
  • the 3 rd data line, the 6 th data line, and the 9 th data line are electrically connected to each other through one of the third connecting conductors.
  • each of the signal lines is electrically connected to one of the shorting bars through a plurality of first contact holes and one of the connecting conductors respectively.
  • each of the signal lines is electrically connected to one of the connecting conductors through a plurality of second contact holes respectively.
  • each of the shorting bars has at least one opening to expose an end of one of the data lines, wherein a portion of the second contact holes are located in the opening of the shorting bars.
  • At least two signal lines connected to the same shorting bar are electrically connected to each other through one connecting conductor. Since the connecting conductor connected between the at least two signal lines has greater area, the probability of open circuit between the signal lines and the shorting bars is reduced.
  • FIG. 1A is a top view of a prior art testing circuit.
  • FIG. 1B is an equivalent circuitry of the prior art testing circuit shown in FIG. 1A .
  • FIG. 2A and FIG. 2B are cross-sectional view of Transmission Electron Microscope at position A′ and position A′′.
  • FIG. 3 is a schematic view of an active device array substrate according to an embodiment of the present invention.
  • FIG. 4A is a top view of a testing circuit in accordance with the first embodiment of the present invention.
  • FIG. 4B is an equivalent circuitry of the prior art testing circuit shown in FIG. 4A .
  • FIG. 5A is a top view of a testing circuit in accordance with the second embodiment of the present invention.
  • FIG. 5B is an equivalent circuitry of the prior art testing circuit shown in FIG. 5A .
  • FIG. 6A is a top view of a testing circuit in accordance with the third embodiment of the present invention.
  • FIG. 6B is an equivalent circuitry of the prior art testing circuit shown in FIG. 6A .
  • FIG. 3 schematically illustrates an active device array substrate in accordance with an embodiment of the present invention.
  • the active device array substrate 200 of the embodiment includes a substrate 210 , a pixel array 220 , and a peripheral circuit 230 .
  • the substrate 210 has a display region 212 and a peripheral region 214 .
  • the pixel array 220 is disposed on the display region 212 of the substrate 210 , wherein the pixel array 220 includes a plurality of signal lines 222 and a plurality of pixels 224 , each of the pixels 224 is electrically connected to the signal lines 222 respectively and extends from the display region 212 to the peripheral region 214 .
  • the peripheral circuit 230 is disposed on the peripheral region 214 and includes a testing circuit 232 electrically connected to the signal lines 222 .
  • the peripheral circuit 230 is generally defined as circuit designs on the peripheral region 214 .
  • the signal lines 222 includes a plurality of scan lines SL and a plurality of data lines DL, wherein the scan lines SL and the data lines DL extend from the display region 212 to the peripheral region 214 , and the data lines DL are electrically connected to the testing circuit 232 .
  • the transistors illustrated in FIG. 3 may be bottom gate transistors, top gate transistors, or other suitable transistors.
  • pixel electrodes of the pixels 224 may be formed by transparent conductive materials, such as indium tin oxide (ITO), indium zinc oxide (IZO), aluminum tin oxide (ATO), aluminum zinc oxide (AZO), cadmium tin oxide (CTO), or the combination thereof.
  • transparent conductive materials such as indium tin oxide (ITO), indium zinc oxide (IZO), aluminum tin oxide (ATO), aluminum zinc oxide (AZO), cadmium tin oxide (CTO), or the combination thereof.
  • pixel electrodes of the pixels 224 may be formed by reflective conductive materials, such as Au, Ag, Al, Sn, Ti, Mo, Ta, Cr, or the alloy thereof.
  • the transparent conductive materials and the reflective conductive materials are simultaneously utilized to form the pixel electrodes.
  • micro-reflective pixels though the above-described transparent conductive materials are utilized to form the pixel electrodes, small amount of light is reflected by the lines or electrodes of devices (e.g. signal lines, capacitors, transistors etc.) on the active device array substrate 200 .
  • devices e.g. signal lines, capacitors, transistors etc.
  • FIG. 4A is a top view of a testing circuit in accordance with the first embodiment of the present invention.
  • the testing circuit 232 includes a plurality of shorting bars SB and a plurality of connecting conductors C, wherein each of the signal lines 222 is electrically connected to one of the shorting bars SB through one of the connecting connectors C respectively, and at least two of the signal lines 222 connected to the same shorting bar SB are electrically connected to each other through one of the connecting conductors C.
  • the shorting bars SB includes a first shorting bar SB 1 , a second shorting bar SB 2 , and a third shirting bar SB 3
  • the data lines DL includes a plurality of first data lines (DL 1 , DL 4 , DL 7 , DL 10 , . . . , DL 3 n ⁇ 2) electrically connected to the first shorting bar SB 1 , a plurality of second data lines (DL 2 , DL 5 , DL 8 , DL 11 , . . . , DL 3 n ⁇ 1) electrically connected to the second shorting bar SB 2 , and a plurality of third data lines (DL 3 , DL 6 , DL 9 , DL 12 , .
  • the connecting conductors C includes a plurality of first connecting conductors C 1 , a plurality of second connecting conductors C 2 , and a plurality of third connecting conductors C 3 , wherein the first connecting conductors C 1 are electrically connected to the first data lines (DL 1 , DL 4 , DL 7 , DL 10 , . . . , DL 3 n ⁇ 2) and the first shorting bar SB 1 , the second connecting conductors C 2 are electrically connected to the second data lines (DL 2 , DL 5 , DL 8 , DL 11 , . .
  • the shorting bars (SB 1 , SB 2 , SB 3 ) are electrically insulated from each other.
  • the second data lines (DL 2 , DL 5 , DL 8 , DL 11 , . . . , DL 3 n ⁇ 1) connected to the second shorting bar SB 2 , and the third data lines (DL 3 , DL 6 , DL 9 , DL 12 , . . . , DL 3 n ) connected to the third shorting bar SB 3 are electrically insulated from each other. That is, the second data lines (DL 2 , DL 5 , DL 8 , DL 11 , . . .
  • the first shorting bar SB 1 the first data lines DL 1 and the first connecting conductors C 1 as an example, the first shorting bar SB 1 and the first connecting conductors C 1 may be sequentially formed after the first data lines DL 1 is formed. In another embodiment, the first data lines DL 1 and the first connecting conductors C 1 may be sequentially formed after the first shorting bar SB 1 is formed.
  • the first connecting conductors C 1 and the first shorting bar SB 1 may be sequentially formed after the first data lines DL 1 is formed. In still another embodiment, the first connecting conductors C 1 and the first data lines DL 1 may be sequentially formed after the first shorting bar SB 1 is formed. In yet another embodiment, the first data lines DL 1 and the first shorting bar SB 1 may be sequentially formed after the first connecting conductors C 1 is formed. In an alternate embodiment, the first shorting bar SB 1 and the first data lines DL 1 may be sequentially formed after the first connecting conductors C 1 is formed. In a preferred embodiment, the first data lines DL 1 is formed first, and the first shorting bar SB 1 and the first connecting conductors C 1 is sequentially formed.
  • the 1 st data line and the 4 th data line of the first data lines DL 1 shown in FIG. 4A are electrically connected to each other through the leftest first connecting conductor C 1 .
  • the 2 nd data line and the 5 th data line of the second data lines DL 2 shown in FIG. 4A are electrically connected to each other through the leftest second connecting conductor C 2 .
  • the 3 rd data line and the 6 th data line of the third data lines DL 3 shown in FIG. 4A are electrically connected to each other through the leftest third connecting conductor C 3 .
  • the equivalent circuitry is shown in FIG. 4B .
  • the first shorting bar SB 1 , the second shorting bar SB 2 , and the third shorting bar SB 3 are utilized to transmit red, green, and blue testing signals to the first data lines (DL 1 , DL 4 , DL 7 , DL 10 , . . . , DL 3 n ⁇ 2), the second data lines (DL 2 , DL 5 , DL 8 , DL 11 , . . . , DL 3 n ⁇ 1) and the third data lines (DL 3 , DL 6 , DL 9 , DL 12 , . . . , DL 3 n ) respectively.
  • the testing signals transmitted by the first shorting bar SB 1 , the second shorting bar SB 2 and the third shorting bar SB 3 may be modified. For example, white, orange, purple, brown, yellow testing signals may also be transmitted by the shorting bars SB.
  • the leftest first connecting conductor (or namely the most outside first connecting conductor, or namely the outset first connecting conductor) C 1 has sufficient area to extend across the 1 st data line, the 4 th data line and the lines located between the 1 st data line and the 4 th data line (e.g.
  • the excess current of the testing signals is spread (or namely disperse) to the 1 st data line and the 4 th data line. Accordingly, the leftest first connecting conductor C 1 is not broken easily during testing processes. Additionally, due to the sufficient area of the leftest first connecting conductor C 1 , the electrical connection between the first shorting bar SB 1 , the 1 st data line and the 4 th data line is more reliable.
  • the leftest second connecting conductor (or namely the most outside second connecting conductor, or namely the outset second connecting conductor) C 2 has sufficient area to extend across the 2 nd data line, the 5 th data line and the lines located between the 2 nd data line and the 5 th data line (e.g. the 3 rd data line, and a portion of the second shorting bar SB 2 ), the excess current of the testing signals is spread (or namely disperse) to the 2 nd data line and the 5 th data line. Accordingly, the leftest second connecting conductor C 2 is not broken easily during testing processes.
  • the leftest third connecting conductor (or namely the most outside third connecting conductor, or namely the outset third connecting conductor) C 3 has sufficient area to extend across the 3 rd data line, the 6 th data line and the lines located between the 3 rd data line and the 6 th data line (e.g. a portion of the third shorting bar SB 3 ), the excess current of the testing signals is spread (or namely disperse) to the 3 rd data line and the 6 th data line. Accordingly, the leftest third connecting conductor C 3 is not broken easily during testing processes.
  • the above-mentioned current spread may be explained as following.
  • a portion current of the testing signal is transmitted from the first shorting bar SB 1 to the first data lines (e.g. the 1 st data line DL 1 ). Since the first connecting conductor C 1 extends across other data lines (e.g. the 2 nd data line DL 2 and the 3 rd data lines DL 3 ) and is electrically connected to other first data lines (e.g. the 4 th data line DL 4 ). The portion current of the testing signal transmitted by the first data lines (e.g. the 1 st data line DL 1 ) is further transmitted to other first data lines (e.g. the 4 th data line DL 4 ) through the first connecting conductor C 1 .
  • the first connecting conductor C 1 and the first shorting bar SB 1 are parallel-connected.
  • the first data lines are also parallel-connected through the first shorting bar SB 1 .
  • the parallel connection between the 1 st data line DL 1 and the 4 th data line DL 4 are enhanced by the first connecting conductor C 1 . Accordingly, an enhanced parallel-connected circuit is provided.
  • the data lines DL are electrically connected to one of the shorting bars SB through a plurality of first contact holes W 1 .
  • Each of the first data lines (DL 1 , DL 4 , DL 7 , DL 10 , . . . , DL 3 n ⁇ 2) are electrically connected to the first shorting bar SB 1 through the first contact holes (or the first contact windows) W 1 and the first connecting conductors C 1 .
  • Each of the second data lines (DL 2 , DL 5 , DL 8 , DL 11 , . . . , DL 3 n ⁇ 1) are electrically connected to the second shorting bar SB 2 through the first contact holes W 1 and the second connecting conductors C 2 .
  • each of the third data lines (DL 3 , DL 6 , DL 9 , DL 12 , . . . , DL 3 n ) are electrically connected to the third shorting bar SB 3 through the first contact holes (or namely first contact windows) W 1 and the third connecting conductors C 3 .
  • the first contact holes W 1 includes a plurality of contact holes W 1 ′ and a plurality of contact holes W 1 ′′, wherein each of the first data lines (DL 1 , DL 4 , DL 7 , DL 10 , . . . , DL 3 n ⁇ 2) are electrically connected to the first connecting conductors C 1 through the contact holes (or namely the contact windows) W 1 ′.
  • first connecting conductors C 1 are electrically connected to the first shorting bar SB 1 through the contact holes W 1 ′′.
  • Each of the second data lines (DL 2 , DL 5 , DL 8 , DL 11 , . . . , DL 3 n ⁇ 1) are electrically connected to the second connecting conductors C 2 through the contact holes W 1 ′. Additionally, the second connecting conductors C 2 are electrically connected to the second shorting bar SB 2 through the contact holes W 1 ′′.
  • Each of the third data lines (DL 3 , DL 6 , DL 9 , DL 12 , . . . , DL 3 n ) are electrically connected to the third connecting conductors C 3 through the contact holes W 1 ′′. Additionally, the third connecting conductors C 3 are electrically connected to the third shorting bar SB 3 through the contact holes W 1 ′′.
  • each of the shorting bars SB has at least one opening A to expose an end of one of the data lines DL, and a plurality of second contact holes (or the second contact windows) W 2 are located in the opening A of the shorting bars SB.
  • the opening A of the shorting bar SB allows the data lines DL and the connecting conductor C electrical connecting to each other through the plurality of second contact holes W 2 . In this way the electrical connection between the data lines DL and the connecting conductor C is more reliable.
  • each of the first data lines (DL 1 , DL 4 , DL 7 , DL 10 , . . . , DL 3 n ⁇ 2) are electrically connected to the first connecting conductors C 1 through the second contact holes W 2 .
  • Each of the second data lines (DL 2 , DL 5 , DL 8 , DL 11 , . . . , DL 3 n ⁇ 1) are electrically connected to the second connecting conductors C 2 through the second contact holes W 2 .
  • each of the third data lines (DL 3 , DL 6 , DL 9 , DL 12 , . . . , DL 3 n ) are electrically connected to the third connecting conductors C 3 through the second contact holes W 2 .
  • each of the shorting bars SB has no opening A formed therein. In an alternate embodiment, at least one shorting bar SB has no opening A formed therein.
  • FIG. 5A is a top view of a testing circuit in accordance with the second embodiment of the present invention.
  • FIG. 5B is an equivalent circuitry of the testing circuit shown in FIG. 5A .
  • the testing circuit 232 a of the present embodiment is similar with the testing circuit 232 of the first embodiment except that the 1 st data line DL 1 , the 4 th data line DL 4 , and the 7 th data line DL 7 in the testing circuit 232 a are electrically connected to each other through the leftest first connecting conductor C 1 ′; the 2 nd data line DL 2 , the 5 th data line DL 5 , and the 8 th data line DL 8 in the testing circuit 232 a are electrically connected to each other through the leftest second connecting conductor C 2 ′; and the 3 rd data line DL 3 , the 6 th data line DL 6 , and the 9 th data line DL 9 in the testing circuit 232 a
  • the leftest first connecting conductor C 1 ′ has sufficient area to extend across the 1 st data line, the 7 th data line and the lines located between the 1 st data line and the 7 th data line (e.g. the 2 nd data line, the 3 rd data line, the 5 th data line, the 6 th data line, and a portion of the first shorting bar SB 1 ); the leftest second connecting conductor C 2 ′ has sufficient area to extend across the 2 nd data line, the 8 th data line and the lines located between the 2 nd data line and the 8 th data line (e.g.
  • the testing circuit 232 a has better current spreading performance as compared with the first embodiment.
  • FIG. 6A is a top view of a testing circuit in accordance with the third embodiment of the present invention.
  • FIG. 6B is an equivalent circuitry of the testing circuit shown in FIG. 6A .
  • the quantity of the connecting conductors C extending across two of the data lines DL are greater than those in the first and second embodiments.
  • each of the first connecting conductors C 1 , the second connecting conductors C 2 , and the third connecting conductors C 3 extends across two of the data lines DL and electrically connected to the two data lines DL.
  • the quantity of the first connecting conductors C 1 , the second connecting conductors C 2 and the third connecting conductors C 3 extending across two or more data lines DL can be properly modified, so as to optimize the current spreading performance of the testing circuit 232 b.
  • the first connecting conductors C 1 is electrically connected to all the first data lines (DL 1 , DL 4 , DL 7 , DL 10 , . . . , DL 3 n ⁇ 2)
  • the second connecting conductors C 2 is electrically connected to all the second data lines (DL 2 , DL 5 , DL 8 , DL 11 , . . . , DL 3 n ⁇ 1)
  • the third connecting conductors C 3 is electrically connected to all the third data lines (DL 3 , DL 6 , DL 9 , DL 12 , . . . , DL 3 n ).
  • the shape of the opening A, the first contact holes W 1 , and the second contact holes W 2 described in the above-mentioned embodiments is not limited to rectangle.
  • the shape of the opening A, the first contact holes W 1 , and the second contact holes W 2 can be modified according to actual requirements. In an alternate embodiment, the shape of the opening A, the first contact holes W 1 , and the second contact holes W 2 are different.
  • the shape of the opening A, the first contact holes W 1 , and the second contact holes W 2 may be shaped as a circle, an ellipse, a triangle, a rhombus, a star, a pentagon, a hexagon, or other suitable polygons.
  • the material of the connecting conductors (C 1 , C 2 , C 3 ) may be transparent conductive materials, such as indium tin oxide (ITO), indium zinc oxide (IZO), aluminum tin oxide (ATO), aluminum zinc oxide (AZO), cadmium tin oxide (CTO), or the combination thereof. Additionally, the material of the connecting conductors (C 1 , C 2 , C 3 ) may also be reflective conductive materials, such as Au, Ag, Al, Sn, Ti, Mo, Ta, Cr, or the alloy thereof.
  • the data lines located at most right side or most left side e.g.
  • DL 1 , DL 2 , DL 3 , DL 3 n ⁇ 2, DL 3 n ⁇ 1, DL 3 n ) are electrically connected to the connecting conductors C and the shorting bars SB through a lot of contact holes (W 1 , W 2 ).
  • the quantity of the contact holes (W 1 , W 2 ) connected to the data lines (DL 1 , DL 2 , DL 3 , DL 3 n ⁇ 2, DL 3 n ⁇ 1, DL 3 n ) is greater than or equal to the quantity of the contact holes (W 1 , W 2 ) connected to the data lines other than the data lines (DL 1 , DL 2 , DL 3 , DL 3 n ⁇ 2, DL 3 n ⁇ 1, DL 3 n ).
  • the quantity of the contact holes (W 1 , W 2 ) connected to the data lines DL may increases or decreases gradually from right side or left side to the center.
  • the quantity of the contact holes connected to the outermost shorting bar is greater than that connected to the other shorting bars (e.g. the first shorting bar SB 1 and the second shorting bar SB 2 ).
  • the quantity of the contact holes connected to the other shorting bars may be equal to that connected to the outermost shorting bar (e.g. the third shorting bar SB 3 ).
  • the present invention utilizes at least one connecting conductor extending across two or more data lines to spread the current of the testing signals, the probability of the open circuit between the signal lines and the shorting bars is effectively reduced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)

Abstract

An active device array substrate including a substrate, a pixel array, and peripheral circuit is provided. The substrate has a display region and a peripheral region. The pixel array is disposed on the display region of the substrate, wherein the pixel array includes signal lines and pixels, each of the pixels is electrically connected to the signal lines respectively and extends from the display region to the peripheral region. The peripheral circuit is disposed on the peripheral region and includes a testing circuit electrically connected to the signal lines. Additionally, the testing circuit includes shorting bars and connecting conductors, wherein each of the signal lines is electrically connected to one of the shorting bars through one of the connecting connectors respectively, and at least two of the signal lines connected to the same shorting bar are electrically connected to each other through one of the connecting conductors.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application claims the priority benefit of Taiwan application serial no. 97148080, filed Dec. 10, 2008. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is related to an active device array substrate, and more particularly, related to an active array substrate capable of preventing open circuit of signal lines during testing processes.
2. Description of Related Art
Thin film transistor liquid crystal displays (TFT-LCD) have become a mainstream product in the display market due to high image quality, great space efficiency, low power consumption, and no radiation. During the processes of fabricating liquid crystal display panels, testing processes are performed necessarily so as to ensure the liquid crystal display panels are capable of operating normally. Generally, shorting bars are adapted to test the liquid crystal display panels. Generally, during the testing processes of the liquid crystal display panels, a testing signal is input to all the scan lines simultaneously through a gate shorting bar electrically connected to the scan lines so as to enable all the pixels. Then, red, green and blue testing signals transmitted by a plurality of source shorting bars are respectively input to all the pixels through connecting conductors and data lines. After the testing signals are input to the pixels, the liquid crystal display panels are observed so as to determine whether the liquid crystal display panels display normally.
When the above-mentioned testing processes are performed, line defects are usually detected. However, the line defects are not absolutely resulted from broken data lines or broken scan lines. Under some situations, the line defects result from open circuit of the connecting conductor(s) electrically connected between the data lines and the source shorting bars or electrically connected between the scan line and the gate shorting bar. Specifically, in the first three columns of pixels (or namely the forward three columns of pixels, or namely the preceding three columns of pixels), the above-mentioned line defect phenomenon usually occurs, wherein each one of the first three column of pixel within one data line. Since testing signals having excess current (i.e. red, green, and blue testing signals) are applied during the testing processes of the liquid crystal display panels, the connecting conductors connected between the first three data lines (or namely the forward three data lines, or namely the preceding three data lines) and the source shorting bars are usually broken. In order to prevent the broken phenomenon of the connecting conductors occurs in the first data line within the first pixel (or namely the most outside data line in the most outside pixel, or namely the outset data line in the outset pixel) again and again, a prior art solution is provided. The prior art solution is illustrated in FIG. 1A and FIG. 1B.
FIG. 1A is a top view of a prior art testing circuit. FIG. 1B is an equivalent circuitry of the prior art testing circuit shown in FIG. 1A. Referring to FIG. 1A and FIG. 1B, the layout of the 1st data line DL1, the 2nd data line DL2, and the 3rd data lines DL3 in the prior art testing circuit 100 is modified so as to reduce the broken phenomenon of the connecting conductors 120. Specifically, an end of the 1st data line DL1 branches and is electrically connected to the shorting bar 110 through two connecting conductors 120; an end of the 2nd data line DL2 branches and is electrically connected to the shorting bar 110 through two connecting conductors 120; and an end of the 3rd data lines DL3 branches and is electrically connected to the shorting bar 110 through two connecting conductors 120. However, referring to the equivalent circuitry in FIG. 1B, testing signals having excess current are still applied to the 1st data line DL1, the 2nd data line DL2, and the 3rd data lines DL3 during the testing processes of the liquid crystal display panels. Accordingly, the branch design of the ends of the 1st data line DL1 , the 2nd data line DL2, and the 3rd data lines DL3 is not effective to reduce the probability of the broken phenomenon of the connecting conductors 120. The broken phenomenon of the connecting conductors 120 marked in a circle in FIG. 2A and FIG. 2B is serious. The position A′ shown in FIG. 1A is corresponding to the portion marked in a circle shown in FIG. 2A while the position A″ shown in FIG. 1B is corresponding to the portion marked in a circle shown in FIG. 2B.
Therefore, how to reduce the probability of the broken phenomenon of the connecting conductors 120 effectively during the testing processes of liquid crystal display panels is an important issue.
SUMMARY OF THE INVENTION
The present is directed to provide an active device array substrate capable of reducing the probability of line defects.
As embodied and broadly described herein, an active device array substrate including a substrate, a pixel array, and peripheral circuit is provided. The substrate has a display region and a peripheral region. The pixel array is disposed on the display region of the substrate, wherein the pixel array includes a plurality of signal lines and a plurality of pixels, each of the pixels is electrically connected to the signal lines respectively and extends from the display region to the peripheral region. The peripheral circuit is disposed on the peripheral region and includes a testing circuit electrically connected to the signal lines. Additionally, the testing circuit includes a plurality of shorting bars and a plurality of connecting conductors, wherein each of the signal lines is electrically connected to one of the shorting bars through one of the connecting connectors respectively, and at least two of the signal lines connected to the same shorting bar are electrically connected to each other through one of the connecting conductors.
In an embodiment of the present invention, the signal lines includes a plurality of scan lines and a plurality of data lines, wherein the scan lines and the data lines extend from the display region to the peripheral region, and the data lines are electrically connected to the testing circuit.
In an embodiment of the present invention, the shorting bars include a first shorting bar and a second shorting bar, and a third shorting bar, wherein the data lines includes a plurality of first data lines electrically connected to the first shorting bar, a plurality of second data lines electrically connected to the second shorting bar, and a plurality of third data lines electrically connected to the third shorting bar.
In an embodiment of the present invention, the first data lines includes a plurality of (3n−2)th data lines, the second data lines includes a plurality of (3n−1)th data lines, and the third data lines includes a plurality of (3n)th data lines, n is any integer.
In an embodiment of the present invention, the connecting conductors includes a plurality of first connecting conductors, a plurality of second connecting conductors, and a plurality of third connecting conductors. The first connecting conductors are electrically connected to the first data lines and the first shorting bar. The second connecting conductors are electrically connected to the second data lines and the second shorting bar. The third connecting conductors are electrically connected to the third data lines and the third shorting bar.
In an embodiment of the present invention, the 1st data line and the 4th data line are electrically connected to each other through one of the first connecting conductors.
In an embodiment of the present invention, the 1st data line, the 4th data line, and the 7th data line are electrically connected to each other through one of the first connecting conductors.
In an embodiment of the present invention, the 2nd data line and the 5th data line are electrically connected to each other through one of the second connecting conductors.
In an embodiment of the present invention, the 2nd data line, the 5th data line, and the 8th data line are electrically connected to each other through one of the second connecting conductors.
In an embodiment of the present invention, the 3rd data line and the 6th data line are electrically connected to each other through one of the third connecting conductors.
In an embodiment of the present invention, the 3rd data line, the 6th data line, and the 9th data line are electrically connected to each other through one of the third connecting conductors.
In an embodiment of the present invention, each of the signal lines is electrically connected to one of the shorting bars through a plurality of first contact holes and one of the connecting conductors respectively.
In an embodiment of the present invention, each of the signal lines is electrically connected to one of the connecting conductors through a plurality of second contact holes respectively.
In an embodiment of the present invention, each of the shorting bars has at least one opening to expose an end of one of the data lines, wherein a portion of the second contact holes are located in the opening of the shorting bars.
Accordingly, in the present invention, at least two signal lines connected to the same shorting bar are electrically connected to each other through one connecting conductor. Since the connecting conductor connected between the at least two signal lines has greater area, the probability of open circuit between the signal lines and the shorting bars is reduced.
In order to make the aforementioned and other objects, features and advantages of the present invention more comprehensible, several embodiments accompanied with figures are described in detail below.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
FIG. 1A is a top view of a prior art testing circuit.
FIG. 1B is an equivalent circuitry of the prior art testing circuit shown in FIG. 1A.
FIG. 2A and FIG. 2B are cross-sectional view of Transmission Electron Microscope at position A′ and position A″.
FIG. 3 is a schematic view of an active device array substrate according to an embodiment of the present invention.
FIG. 4A is a top view of a testing circuit in accordance with the first embodiment of the present invention.
FIG. 4B is an equivalent circuitry of the prior art testing circuit shown in FIG. 4A.
FIG. 5A is a top view of a testing circuit in accordance with the second embodiment of the present invention.
FIG. 5B is an equivalent circuitry of the prior art testing circuit shown in FIG. 5A.
FIG. 6A is a top view of a testing circuit in accordance with the third embodiment of the present invention.
FIG. 6B is an equivalent circuitry of the prior art testing circuit shown in FIG. 6A.
 DESCRIPTION OF EMBODIMENTS First Embodiment
FIG. 3 schematically illustrates an active device array substrate in accordance with an embodiment of the present invention. Referring to FIG. 3, the active device array substrate 200 of the embodiment includes a substrate 210, a pixel array 220, and a peripheral circuit 230. The substrate 210 has a display region 212 and a peripheral region 214. The pixel array 220 is disposed on the display region 212 of the substrate 210, wherein the pixel array 220 includes a plurality of signal lines 222 and a plurality of pixels 224, each of the pixels 224 is electrically connected to the signal lines 222 respectively and extends from the display region 212 to the peripheral region 214. The peripheral circuit 230 is disposed on the peripheral region 214 and includes a testing circuit 232 electrically connected to the signal lines 222. In the present embodiment, the peripheral circuit 230 is generally defined as circuit designs on the peripheral region 214. In the present embodiment, the signal lines 222 includes a plurality of scan lines SL and a plurality of data lines DL, wherein the scan lines SL and the data lines DL extend from the display region 212 to the peripheral region 214, and the data lines DL are electrically connected to the testing circuit 232. The transistors illustrated in FIG. 3 may be bottom gate transistors, top gate transistors, or other suitable transistors. Additionally, in transmissive type pixels, pixel electrodes of the pixels 224 may be formed by transparent conductive materials, such as indium tin oxide (ITO), indium zinc oxide (IZO), aluminum tin oxide (ATO), aluminum zinc oxide (AZO), cadmium tin oxide (CTO), or the combination thereof. In reflective type pixels, pixel electrodes of the pixels 224 may be formed by reflective conductive materials, such as Au, Ag, Al, Sn, Ti, Mo, Ta, Cr, or the alloy thereof. In transflective pixels, the transparent conductive materials and the reflective conductive materials are simultaneously utilized to form the pixel electrodes. In the micro-reflective pixels, though the above-described transparent conductive materials are utilized to form the pixel electrodes, small amount of light is reflected by the lines or electrodes of devices (e.g. signal lines, capacitors, transistors etc.) on the active device array substrate 200.
FIG. 4A is a top view of a testing circuit in accordance with the first embodiment of the present invention. Referring to FIG. 3 and FIG. 4A, the testing circuit 232 includes a plurality of shorting bars SB and a plurality of connecting conductors C, wherein each of the signal lines 222 is electrically connected to one of the shorting bars SB through one of the connecting connectors C respectively, and at least two of the signal lines 222 connected to the same shorting bar SB are electrically connected to each other through one of the connecting conductors C. Specifically, the shorting bars SB includes a first shorting bar SB1, a second shorting bar SB2, and a third shirting bar SB3, the data lines DL includes a plurality of first data lines (DL1, DL4, DL7, DL10, . . . , DL3 n−2) electrically connected to the first shorting bar SB1, a plurality of second data lines (DL2, DL5, DL8, DL11, . . . , DL3 n−1) electrically connected to the second shorting bar SB2, and a plurality of third data lines (DL3, DL6, DL9, DL12, . . . , DL3 n) electrically connected to the third shorting bar SB3, wherein n is any integer. Additionally, the connecting conductors C includes a plurality of first connecting conductors C1, a plurality of second connecting conductors C2, and a plurality of third connecting conductors C3, wherein the first connecting conductors C1 are electrically connected to the first data lines (DL1, DL4, DL7, DL10, . . . , DL3 n−2) and the first shorting bar SB1, the second connecting conductors C2 are electrically connected to the second data lines (DL2, DL5, DL8, DL11, . . . , DL3 n−1) and the second shorting bar SB2, and the third connecting conductors C3 are electrically connected to the third data lines (DL3, DL6, DL9, DL12, . . . , DL3 n) and the third shorting bar SB3. In other words, the shorting bars (SB1, SB2, SB3) are electrically insulated from each other. Additionally, the first data lines (DL1, DL4, DL7, DL10, . . . , DL3 n−2) connected to the first shorting bar SB1, the second data lines (DL2, DL5, DL8, DL11, . . . , DL3 n−1) connected to the second shorting bar SB2, and the third data lines (DL3, DL6, DL9, DL12, . . . , DL3 n) connected to the third shorting bar SB3 are electrically insulated from each other. That is, the second data lines (DL2, DL5, DL8, DL11, . . . , DL3 n−1) extend across the first shorting bar SB1, and the third data lines (DL3, DL6, DL9, DL12, . . . , DL3 n) extend across the first shorting bar SB1 and the second shorting bar SB2. Taking the first shorting bar SB1, the first data lines DL1 and the first connecting conductors C1 as an example, the first shorting bar SB1 and the first connecting conductors C1 may be sequentially formed after the first data lines DL1 is formed. In another embodiment, the first data lines DL1 and the first connecting conductors C1 may be sequentially formed after the first shorting bar SB1 is formed. In the other embodiment, the first connecting conductors C1 and the first shorting bar SB1 may be sequentially formed after the first data lines DL1 is formed. In still another embodiment, the first connecting conductors C1 and the first data lines DL1 may be sequentially formed after the first shorting bar SB1 is formed. In yet another embodiment, the first data lines DL1 and the first shorting bar SB1 may be sequentially formed after the first connecting conductors C1 is formed. In an alternate embodiment, the first shorting bar SB1 and the first data lines DL1 may be sequentially formed after the first connecting conductors C1 is formed. In a preferred embodiment, the first data lines DL1 is formed first, and the first shorting bar SB1 and the first connecting conductors C1 is sequentially formed.
In the present embodiment, the 1st data line and the 4th data line of the first data lines DL1 shown in FIG. 4A are electrically connected to each other through the leftest first connecting conductor C1. The 2nd data line and the 5th data line of the second data lines DL2 shown in FIG. 4A are electrically connected to each other through the leftest second connecting conductor C2. The 3rd data line and the 6th data line of the third data lines DL3 shown in FIG. 4A are electrically connected to each other through the leftest third connecting conductor C3. The equivalent circuitry is shown in FIG. 4B.
For instance, the first shorting bar SB1, the second shorting bar SB2, and the third shorting bar SB3 are utilized to transmit red, green, and blue testing signals to the first data lines (DL1, DL4, DL7, DL10, . . . , DL3 n−2), the second data lines (DL2, DL5, DL8, DL11, . . . , DL3 n−1) and the third data lines (DL3, DL6, DL9, DL12, . . . , DL3 n) respectively. The testing signals transmitted by the first shorting bar SB1, the second shorting bar SB2 and the third shorting bar SB3 may be modified. For example, white, orange, purple, brown, yellow testing signals may also be transmitted by the shorting bars SB. In the present embodiment, since the leftest first connecting conductor (or namely the most outside first connecting conductor, or namely the outset first connecting conductor) C1 has sufficient area to extend across the 1st data line, the 4th data line and the lines located between the 1st data line and the 4th data line (e.g. the 2nd data line, the 3rd data line, and a portion of the first shorting bar SB1), the excess current of the testing signals is spread (or namely disperse) to the 1st data line and the 4th data line. Accordingly, the leftest first connecting conductor C1 is not broken easily during testing processes. Additionally, due to the sufficient area of the leftest first connecting conductor C1, the electrical connection between the first shorting bar SB1, the 1st data line and the 4th data line is more reliable. Similarly, since the leftest second connecting conductor (or namely the most outside second connecting conductor, or namely the outset second connecting conductor) C2 has sufficient area to extend across the 2nd data line, the 5th data line and the lines located between the 2nd data line and the 5th data line (e.g. the 3rd data line, and a portion of the second shorting bar SB2), the excess current of the testing signals is spread (or namely disperse) to the 2nd data line and the 5th data line. Accordingly, the leftest second connecting conductor C2 is not broken easily during testing processes. Additionally, since the leftest third connecting conductor (or namely the most outside third connecting conductor, or namely the outset third connecting conductor) C3 has sufficient area to extend across the 3rd data line, the 6th data line and the lines located between the 3rd data line and the 6th data line (e.g. a portion of the third shorting bar SB3), the excess current of the testing signals is spread (or namely disperse) to the 3rd data line and the 6th data line. Accordingly, the leftest third connecting conductor C3 is not broken easily during testing processes. The above-mentioned current spread may be explained as following. When a testing signal is transmitted to the first shorting bar SB1 as an example, a portion current of the testing signal is transmitted from the first shorting bar SB1 to the first data lines (e.g. the 1st data line DL1). Since the first connecting conductor C1 extends across other data lines (e.g. the 2nd data line DL2 and the 3rd data lines DL3) and is electrically connected to other first data lines (e.g. the 4th data line DL4). The portion current of the testing signal transmitted by the first data lines (e.g. the 1st data line DL1) is further transmitted to other first data lines (e.g. the 4th data line DL4) through the first connecting conductor C1. In other words, there are two current flows are transmitted by the first connecting conductor C1 and the first shorting bar SB1, respectively, and the two current flows as a parallel flows. The first connecting conductor C1 and the first shorting bar SB1 are parallel-connected. Additionally, the first data lines (the 1st data line DL1 and the 4th data line DL4) are also parallel-connected through the first shorting bar SB1. In the present embodiment, the parallel connection between the 1st data line DL1 and the 4th data line DL4 are enhanced by the first connecting conductor C1. Accordingly, an enhanced parallel-connected circuit is provided.
As shown in FIG. 4A, the data lines DL are electrically connected to one of the shorting bars SB through a plurality of first contact holes W1. Each of the first data lines (DL1, DL4, DL7, DL10, . . . , DL3 n−2) are electrically connected to the first shorting bar SB1 through the first contact holes (or the first contact windows) W1 and the first connecting conductors C1. Each of the second data lines (DL2, DL5, DL8, DL11, . . . , DL3 n−1) are electrically connected to the second shorting bar SB2 through the first contact holes W1 and the second connecting conductors C2. Additionally, each of the third data lines (DL3, DL6, DL9, DL12, . . . , DL3 n) are electrically connected to the third shorting bar SB3 through the first contact holes (or namely first contact windows) W1 and the third connecting conductors C3. Specifically, the first contact holes W1 includes a plurality of contact holes W1′ and a plurality of contact holes W1″, wherein each of the first data lines (DL1, DL4, DL7, DL10, . . . , DL3 n−2) are electrically connected to the first connecting conductors C1 through the contact holes (or namely the contact windows) W1′. Additionally, the first connecting conductors C1 are electrically connected to the first shorting bar SB1 through the contact holes W1″. Each of the second data lines (DL2, DL5, DL8, DL11, . . . , DL3 n−1) are electrically connected to the second connecting conductors C2 through the contact holes W1′. Additionally, the second connecting conductors C2 are electrically connected to the second shorting bar SB2 through the contact holes W1″. Each of the third data lines (DL3, DL6, DL9, DL12, . . . , DL3 n) are electrically connected to the third connecting conductors C3 through the contact holes W1″. Additionally, the third connecting conductors C3 are electrically connected to the third shorting bar SB3 through the contact holes W1″.
In the present embodiment, preferred, each of the shorting bars SB has at least one opening A to expose an end of one of the data lines DL, and a plurality of second contact holes (or the second contact windows) W2 are located in the opening A of the shorting bars SB. The opening A of the shorting bar SB allows the data lines DL and the connecting conductor C electrical connecting to each other through the plurality of second contact holes W2. In this way the electrical connection between the data lines DL and the connecting conductor C is more reliable. In other words, each of the first data lines (DL1, DL4, DL7, DL10, . . . , DL3 n−2) are electrically connected to the first connecting conductors C1 through the second contact holes W2. Each of the second data lines (DL2, DL5, DL8, DL11, . . . , DL3 n−1) are electrically connected to the second connecting conductors C2 through the second contact holes W2. Additionally, each of the third data lines (DL3, DL6, DL9, DL12, . . . , DL3 n) are electrically connected to the third connecting conductors C3 through the second contact holes W2. In another embodiment, each of the shorting bars SB has no opening A formed therein. In an alternate embodiment, at least one shorting bar SB has no opening A formed therein.
Second Embodiment
FIG. 5A is a top view of a testing circuit in accordance with the second embodiment of the present invention. FIG. 5B is an equivalent circuitry of the testing circuit shown in FIG. 5A. Referring to FIG. 4A, FIG. 5A and FIG. 5B, the testing circuit 232 a of the present embodiment is similar with the testing circuit 232 of the first embodiment except that the 1st data line DL1, the 4th data line DL4, and the 7th data line DL7 in the testing circuit 232 a are electrically connected to each other through the leftest first connecting conductor C1′; the 2nd data line DL2, the 5th data line DL5, and the 8th data line DL8 in the testing circuit 232 a are electrically connected to each other through the leftest second connecting conductor C2′; and the 3rd data line DL3, the 6th data line DL6, and the 9th data line DL9 in the testing circuit 232 a are electrically connected to each other through the leftest third connecting conductor C3′.
As compared with the first embodiment, the leftest first connecting conductor C1′ has sufficient area to extend across the 1st data line, the 7th data line and the lines located between the 1st data line and the 7th data line (e.g. the 2nd data line, the 3rd data line, the 5th data line, the 6th data line, and a portion of the first shorting bar SB1); the leftest second connecting conductor C2′ has sufficient area to extend across the 2nd data line, the 8th data line and the lines located between the 2nd data line and the 8th data line (e.g. the 3rd data line, the 6th data line, and a portion of the second shorting bar SB2); and the leftest third connecting conductor C3′ has sufficient area to extend across the 3rd data line, the 9th data line and the lines located between the 3rd data line and the 9th data line (e.g. a portion of the third shorting bar SB3). Accordingly, the testing circuit 232 a has better current spreading performance as compared with the first embodiment.
Third Embodiment
FIG. 6A is a top view of a testing circuit in accordance with the third embodiment of the present invention. FIG. 6B is an equivalent circuitry of the testing circuit shown in FIG. 6A. Referring to FIG. 6A and FIG. 6B, in the testing circuit 232 b of the present embodiment, the quantity of the connecting conductors C extending across two of the data lines DL are greater than those in the first and second embodiments. In the present embodiment, each of the first connecting conductors C1, the second connecting conductors C2, and the third connecting conductors C3 extends across two of the data lines DL and electrically connected to the two data lines DL.
As shown in the present embodiment, the quantity of the first connecting conductors C1, the second connecting conductors C2 and the third connecting conductors C3 extending across two or more data lines DL can be properly modified, so as to optimize the current spreading performance of the testing circuit 232 b.
Furthermore, in an alternate embodiment, the first connecting conductors C1 is electrically connected to all the first data lines (DL1, DL4, DL7, DL10, . . . , DL3 n−2), the second connecting conductors C2 is electrically connected to all the second data lines (DL2, DL5, DL8, DL11, . . . , DL3 n−1), and the third connecting conductors C3 is electrically connected to all the third data lines (DL3, DL6, DL9, DL12, . . . , DL3 n). The shape of the opening A, the first contact holes W1, and the second contact holes W2 described in the above-mentioned embodiments is not limited to rectangle. The shape of the opening A, the first contact holes W1, and the second contact holes W2 can be modified according to actual requirements. In an alternate embodiment, the shape of the opening A, the first contact holes W1, and the second contact holes W2 are different. The shape of the opening A, the first contact holes W1, and the second contact holes W2 may be shaped as a circle, an ellipse, a triangle, a rhombus, a star, a pentagon, a hexagon, or other suitable polygons. In the above-mentioned embodiments, preferred, the material of the connecting conductors (C1, C2, C3) may be transparent conductive materials, such as indium tin oxide (ITO), indium zinc oxide (IZO), aluminum tin oxide (ATO), aluminum zinc oxide (AZO), cadmium tin oxide (CTO), or the combination thereof. Additionally, the material of the connecting conductors (C1, C2, C3) may also be reflective conductive materials, such as Au, Ag, Al, Sn, Ti, Mo, Ta, Cr, or the alloy thereof. The data lines located at most right side or most left side (e.g. DL1, DL2, DL3, DL3 n−2, DL3 n−1, DL3 n) are electrically connected to the connecting conductors C and the shorting bars SB through a lot of contact holes (W1, W2). The quantity of the contact holes (W1, W2) connected to the data lines (DL1, DL2, DL3, DL3 n−2, DL3 n−1, DL3 n) is greater than or equal to the quantity of the contact holes (W1, W2) connected to the data lines other than the data lines (DL1, DL2, DL3, DL3 n−2, DL3 n−1, DL3 n). In an alternate embodiment, the quantity of the contact holes (W1, W2) connected to the data lines DL may increases or decreases gradually from right side or left side to the center. Additionally, in the above-described embodiments, the quantity of the contact holes connected to the outermost shorting bar (e.g. the third shorting bar SB3) is greater than that connected to the other shorting bars (e.g. the first shorting bar SB1 and the second shorting bar SB2). In other alternate embodiments, the quantity of the contact holes connected to the other shorting bars (e.g. the first shorting bar SB1 and the second shorting bar SB2) may be equal to that connected to the outermost shorting bar (e.g. the third shorting bar SB3).
Since the present invention utilizes at least one connecting conductor extending across two or more data lines to spread the current of the testing signals, the probability of the open circuit between the signal lines and the shorting bars is effectively reduced.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Claims (14)

1. An active device array substrate, comprising:
a substrate having a display region and a peripheral circuit region;
a pixel array disposed on the display region of the substrate, wherein the pixel array includes a plurality of signal lines and a plurality of pixels, each of the pixels is electrically connected to the signal lines respectively and extends from the display region to the peripheral region
a peripheral circuit disposed on the peripheral region and comprises a testing circuit electrically connected to the signal lines, the testing circuit comprises:
a plurality of shorting bars; and
a plurality of connecting conductors, wherein each of the signal lines is electrically connected to one of the shorting bars through one of the connecting connectors respectively, and at least two of the signal lines connected to the same shorting bar are electrically connected to each other through one of the connecting conductors.
2. The active device array substrate of claim 1, wherein the signal lines comprise:
a plurality of scan lines extend from the display region to the peripheral region; and
a plurality of data lines extend from the display region to the peripheral region, wherein the data lines are electrically connected to the testing circuit.
3. The active device array substrate of claim 2, wherein the shorting bars comprises a first shorting bar, a second shorting bar, and a third shorting bar, the data lines comprises a plurality of first data lines electrically connected to the first shorting bar, a plurality of second data lines electrically connected to the second shorting bar, and a plurality of third data lines electrically connected to the third shorting bar.
4. The active device array substrate of claim 3, wherein the first data lines includes a plurality of (3n−2)th data lines, the second data lines includes a plurality of (3n−1)th data lines, and the third data lines includes a plurality of (3n)th data lines, n is any integer.
5. The active device array substrate of claim 4, wherein the connecting conductors comprise:
a plurality of first connecting conductors electrically connected to the first data lines and the first shorting bar;
a plurality of second connecting conductors electrically connected to the second data lines and the second shorting bar; and
a plurality of third connecting conductors electrically connected to the third data lines and the third shorting bar.
6. The active device array substrate of claim 5, wherein the 1st data line and the 4th data line are electrically connected to each other through one of the first connecting conductors.
7. The active device array substrate of claim 5, wherein the 1st data line, the 4th data line, and the 7th data line are electrically connected to each other through one of the first connecting conductors.
8. The active device array substrate of claim 5, wherein the 2nd data line and the 5th data line are electrically connected to each other through one of the second connecting conductors.
9. The active device array substrate of claim 5, wherein the 2nd data line, the 5th data line, and the 8th data line are electrically connected to each other through one of the first connecting conductors.
10. The active device array substrate of claim 5, wherein the 3rd data line and the 6th data line are electrically connected to each other through one of the third connecting conductors.
11. The active device array substrate of claim 5, wherein the 3rd data line, the 6th data line, and the 9th data line are electrically connected to each other through one of the third connecting conductors.
12. The active device array substrate of claim 1, wherein each of the signal lines is electrically connected to one of shorting bars through a plurality of first contact holes and one of the connecting conductors respectively.
13. The active device array substrate of claim 1, wherein each of the signal lines is electrically connected to one of connecting conductors through a plurality of second contact holes respectively.
14. The active device array substrate of claim 13, wherein each of the shorting bars has at least one opening to expose an end of one of the signal lines, and a portion of the second contact holes are located in the opening of the shorting bars.
US12/343,510 2008-12-10 2008-12-24 Active device array substrate Active 2029-07-18 US8022402B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW97148080A 2008-12-10
TW097148080A TWI393944B (en) 2008-12-10 2008-12-10 Active device array substrate
TW97148080 2008-12-10

Publications (2)

Publication Number Publication Date
US20100140615A1 US20100140615A1 (en) 2010-06-10
US8022402B2 true US8022402B2 (en) 2011-09-20

Family

ID=42230062

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/343,510 Active 2029-07-18 US8022402B2 (en) 2008-12-10 2008-12-24 Active device array substrate

Country Status (2)

Country Link
US (1) US8022402B2 (en)
TW (1) TWI393944B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11670900B2 (en) 2019-02-05 2023-06-06 Emergency Technology, Inc. Universal smart adaptor

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102272789B1 (en) * 2014-01-15 2021-07-05 삼성디스플레이 주식회사 Display panel and display device including the same
CN104701327B (en) * 2015-03-20 2018-03-02 京东方科技集团股份有限公司 The manufacture method and display device of array base palte, array base palte
CN105676495B (en) * 2016-04-14 2018-11-27 深圳市华星光电技术有限公司 Detection unit, array substrate, liquid crystal display device and detection method
CN113554961B (en) * 2021-07-06 2024-03-19 深圳市华星光电半导体显示技术有限公司 Display panel

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6043971A (en) * 1998-11-04 2000-03-28 L.G. Philips Lcd Co., Ltd. Electrostatic discharge protection device for liquid crystal display using a COG package
US6392719B2 (en) 1997-11-05 2002-05-21 Lg Electronics Inc. Liquid crystal display device
US6642580B1 (en) 2002-04-17 2003-11-04 Lg.Philips Lcd Co., Ltd. Thin film transistor array substrate and manufacturing method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4156115B2 (en) * 1998-12-25 2008-09-24 シャープ株式会社 Matrix wiring substrate and liquid crystal display substrate
KR101159318B1 (en) * 2005-05-31 2012-06-22 엘지디스플레이 주식회사 Liquid Crystal Display device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6392719B2 (en) 1997-11-05 2002-05-21 Lg Electronics Inc. Liquid crystal display device
US6043971A (en) * 1998-11-04 2000-03-28 L.G. Philips Lcd Co., Ltd. Electrostatic discharge protection device for liquid crystal display using a COG package
US6642580B1 (en) 2002-04-17 2003-11-04 Lg.Philips Lcd Co., Ltd. Thin film transistor array substrate and manufacturing method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11670900B2 (en) 2019-02-05 2023-06-06 Emergency Technology, Inc. Universal smart adaptor

Also Published As

Publication number Publication date
US20100140615A1 (en) 2010-06-10
TW201022767A (en) 2010-06-16
TWI393944B (en) 2013-04-21

Similar Documents

Publication Publication Date Title
US9229289B2 (en) Array substrate for narrow bezel type liquid crystal display device and method of manufacturing the same
JP4724749B2 (en) Display device
US10276456B2 (en) Array substrate, its manufacturing method and testing method, and display device
TWI464882B (en) Thin film transistor substrate and method for fabricating the same
US10276603B2 (en) Array substrate and repairing method thereof
JP6539743B2 (en) Array substrate and liquid crystal display panel
US8022402B2 (en) Active device array substrate
JP2010102237A (en) Display device
KR20070111986A (en) Liquid crystal display apparatus and method of restoring defected pixel
KR20130131692A (en) Liquid crystal display device
US20120081273A1 (en) Pixel structure, pixel array and display panel
US9575374B2 (en) Liquid crystal display device and method of manufacturing the same
KR20210090752A (en) Display panel and method for manufacturing thereof
JP4947801B2 (en) Liquid crystal display
US20080043161A1 (en) Thin film transistor array substrate and liquid crystal display devices
KR102347412B1 (en) Display Panel For Display Device and Test Method therefor
KR101152491B1 (en) Liquid crystal display device
US11961432B2 (en) Display device
KR102052741B1 (en) Liquid crystal display device
US11908358B2 (en) Gate test part and display device including the same
KR101098892B1 (en) Liquid crystal display device and manufacturing method of the same
CN101435968B (en) Active element array substrate
US20130105800A1 (en) Thin film transistor array substrate and manufacture method thereof
CN104375299A (en) Liquid crystal display device with array backboard circuit framework
CN117577644A (en) Array substrate, preparation method thereof, display panel and display device

Legal Events

Date Code Title Description
AS Assignment

Owner name: AU OPTRONICS CORPORATION,TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI, JEN-CHIEH;FENG, SHUN-FA;REEL/FRAME:022051/0222

Effective date: 20081222

Owner name: AU OPTRONICS CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI, JEN-CHIEH;FENG, SHUN-FA;REEL/FRAME:022051/0222

Effective date: 20081222

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12