US7978194B2 - Method and apparatus for hierarchical Z buffering and stenciling - Google Patents
Method and apparatus for hierarchical Z buffering and stenciling Download PDFInfo
- Publication number
- US7978194B2 US7978194B2 US10/790,953 US79095304A US7978194B2 US 7978194 B2 US7978194 B2 US 7978194B2 US 79095304 A US79095304 A US 79095304A US 7978194 B2 US7978194 B2 US 7978194B2
- Authority
- US
- United States
- Prior art keywords
- stencil
- tile
- hierarchical
- value
- pixels
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- 230000003139 buffering effect Effects 0.000 title claims abstract description 9
- 238000012360 testing method Methods 0.000 claims abstract description 77
- 230000004044 response Effects 0.000 claims abstract description 10
- 238000009877 rendering Methods 0.000 claims description 12
- 239000000203 mixture Substances 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- 230000006870 function Effects 0.000 description 4
- 238000004364 calculation method Methods 0.000 description 3
- 238000004040 coloring Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/10—Geometric effects
- G06T15/40—Hidden part removal
- G06T15/405—Hidden part removal using Z-buffer
Definitions
- the invention relates generally to graphics rendering and more particularly to comparing pixel values prior to graphics rendering.
- Video graphics circuits generate pixel information for objects to be displayed on a computer screen, monitor or television.
- the source for the object may be television broadcasts, cable television transmissions, satellite television transmissions, computer programs, web pages, and so on.
- video graphic circuits partition each of the objects to be displayed into triangles. Each triangle is stored as three vertexes and corresponding display parameters for each vertex.
- the corresponding display parameters include color parameters (red, green, blue), display or pixel locations parameters (x, y, z) and texture parameters (s, t, w).
- a video graphics circuit calculates slopes and associated display parameters for each part within the triangle based on the slopes and corresponding display parameters.
- the slopes are associated with display parameters and are stored in a triangle descriptor list, which is subsequently used to calculate pixel information.
- the video graphics circuit calculates the slopes and associated display parameters for each triangle of a face, which includes up to 20,000 triangles, and stores the value in the triangle descriptor list and stores the pixel information. The process is repeated for each face to be displayed. Once all of the pixel information is generated, the video graphics circuit compares the components of the faces to determine which one is in the foreground in the overlapped areas.
- a typical stencil display is a shadow based on the position of a light source, wherein pixels that fall within the shadow are not visible and therefore may be unnecessarily rendered.
- a pixel has a common x,y coordinate, it must further be determined whether the pixel is visible in the z plane, i.e. visible in front of the shadow. Therefore, since the stencil blocks out all pixels at the same x,y address that have a smaller z address than the stencil, i.e. hidden by the shadow, it is inefficient to render the pixels which are not visible by the shadow.
- Hierarchical z-buffering is performed by comparing multiple pixels having the same x,y location, wherein the z value of a pixel is compared to a stored z value, where the stored z value represents the outermost visible pixel, i.e. having the highest z value. If the pixel to be rendered has a z value that is less than stored z value, the pixel is then rendered because the pixel will be visible. Also, the z value is updated to represent the value of the rendered pixel, as any other pixels at the same location having a smaller z value will be hidden by the rendered pixel.
- a video graphics circuit to perform a stenciling operation wherein a pixel to be rendered is compared to a stencil and if the pixel will not be visible because it is hidden by the stencil, the pixel will not be rendered.
- Stenciling operations typically use a stencil mask upon which the pixel is referenced, wherein a determination may be made, based on the x,y,z coordinate of the pixel relative to the stencil mask, whether the rendered pixel will be visible.
- FIG. 1 is a graphical representation of a computer display which is in accordance with the present invention.
- FIG. 2 is a processing system that is in accordance with one embodiment of the present invention.
- FIG. 3 is a schematic block diagram illustrating a video graphics processor in accordance with one embodiment of the present invention.
- FIG. 4 is a schematic block diagram illustrating a video graphics processor in accordance with one embodiment of the present invention.
- FIG. 5 is a flowchart illustrating a method for video graphics processing in accordance with one embodiment of the present invention
- FIG. 6 is a flowchart illustrating the method for video graphics processing in accordance with one embodiment of the present invention.
- FIG. 7 is a table illustrating stencil codes for a tile in accordance with one embodiment of the present invention.
- FIG. 8 is a table illustrating stencil functions for a tile in accordance with one embodiment of the present invention.
- FIG. 9 is a table illustrating stencil operation results for a tile in accordance with one embodiment of the present invention.
- FIG. 10 is a table illustrating depth function and tile value updates in accordance with one embodiment of the present invention.
- the disclosed invention includes a method and apparatus for hierarchical Z buffering and stenciling that compares an input tile Z value range with a hierarchical Z value range and a stencil code.
- the method and apparatus also updates the hierarchical Z value range and stencil code in response to the comparison and determines whether to render a plurality of pixels within the input tile based on the comparison of the input tile Z value range with the hierarchical Z value range and stencil code.
- two different tests are performed, a stencil test and a hierarchical Z value test, otherwise known as a depth test.
- the stencil test fails or the hierarchical Z value test fails, a determination is made to not render the pixels, otherwise referred to a killing the tile, as it is determined that the pixels are not visible in the graphical output. It should be noted that the stencil values may need to be changed, even when the tile is killed because the depth and pixel color will not change. If the stencil test passes and the hierarchical Z test passes, the pixels within the tile are rendered, as it is determined that there is a likelihood the pixels within the tile will be visible.
- the tile Z value range contains a tile MinZ and a tile MaxZ.
- the hierarchical Z value range contains a hierarchical cache MinZ and a hierarchical cache MaxZ, as these values are stored in a hierarchical Z cache and stencil buffer.
- FIG. 1 illustrates a computer display 100 having a graphical image rendering by a graphics processing device in accordance with one embodiment of the present invention.
- the computer display 100 such as a computer monitor, a television monitor, an LCD display, a CRT display, or any other suitable display as recognized by one skilled in the art, displays three images relative to a light source 102 .
- the first image 104 and the second image 106 are three dimensional rectangular objects having a depth into the screen and the third image 108 is a two dimensional plane extending behind the first image 104 and the second image 106 .
- the first image 104 and the second image 106 also cast a first shadow 110 and a second shadow 112 , respectively due to the position of the light source 102 .
- the screen 100 displays images which not only overlap each other, but also produce non-visible portions.
- the first image 104 and the second image 106 block the visibility of the third image 108 because spatially, portions of the first image 104 and the second image 106 are displaced in front of third image 108 .
- the first shadow 110 and the second shadow 112 block the visibility of portions of the third image 108 as the shadows are also spatially disposed in front of the third image. As illustrated, on display 100 , a portion of the first shadow 110 is not visible because a portion of the second image 106 is spatially disposed in front of the first shadow 110 .
- FIG. 2 illustrates a computing system 114 which produces the display 100 .
- the display 100 may be divided into an area known as tiles.
- a tile consists of a plurality of pixels, wherein the graphics processing device may perform computations based on tiles rather than individuals pixels, thereby increasing computing efficiency.
- Shown generally at 118 the display is divided into a plurality a tiles.
- the actual size of the tile, the number of pixels per tile may be readily adjusted, and the tile dimensions of FIG. 2 are for illustration purposes only, and not herein so limiting.
- the computing device 114 includes, among other things, a video graphics processor 120 , a central processing unit 122 and a memory 124 .
- the computing device 114 contains further elements which have been herein omitted for clarity purposes only.
- the video graphics processor 120 receives processing commands from the central processor 122 and receives video graphics information from the memory 124 .
- the video graphics information may also be received from an external source, such as a CD-ROM, a video input connection, another processing device, or any other suitable video input source.
- the video graphics processor 120 processes the video graphics information and produces the display 100 .
- FIG. 3 illustrates a functional block diagram of a portion of the video graphics processor 120 in accordance with one embodiment of the present invention.
- the processor includes a primitive assembly 130 which receives vertices 132 of video information.
- the primitive assembly 130 produces a plurality of triangles 134 which are provided to a tile walker 136 .
- the tile walker 136 walks the tile thereupon producing barycentric coordinates 138 , the tile having a plurality of pixels with the plurality of pixels having a plurality of x,y coordinate addresses and a z plane 140 .
- the tile walker 136 provides the tile's x,y address and the z plane 140 to a hierarchical Z and stencil logic 142 .
- the hierarchical Z and stencil logic 142 retrieves a hierarchical Z value range and stencil codes from a hierarchical Z and stencil cache 144 in response to the tile x,y address and z plane, wherein the hierarchical Z value per tile is composed of a hierarchical cache MinZ, a hierarchical cache MaxZ and a stencil code.
- the hierarchical Z and stencil logic 142 thereupon performs a stencil test, as described below. If the stencil test reveals a likelihood that that at least one of the pixels in the tile is visible in light of the mask, the hierarchical Z and stencil logic 142 thereupon performs a hierarchical Z value test, as described below.
- an indicator 143 is generated, wherein the indicator indicates whether to render the pixels within the tile or kill the tile. If the indicator is a positive indicator, a pass signal is provided to a tile kill 146 and if the indicator is a negative indicator, a kill signal is provided to the tile kill 146 . Additionally, an indicator 145 is generated to provide information about the results to depth/stencil test processing block 154 . This indicator specifies stencil operations that must be performed to killed tiles and specifies tiles that pass the Z test at all pixels and therefore do not require a detailed Z test.
- the hierarchical Z and stencil logic 142 In addition to generating and providing an indicator 143 to the tile kill 146 , the hierarchical Z and stencil logic 142 further updates the hierarchical cache MinZ and the hierarchical cache MaxZ in view of the stencil test and the hierarchical Z test, as described below. Thereupon, the hierarchical Z and stencil logic 142 writes the updated hierarchical cache range values to the hierarchical Z and stencil cache 144 .
- the tile walker 136 also provides the tile information to a buffer 148 , which is operably coupled to the tile kill.
- the tile kill receives the indicator, the tile information and the barycentric coordinates, are retrieved from the buffer 148 and either passed to a pixel walker 150 or killed by being discarded from the buffer.
- the pixel walker 150 walks to the pixels in the tile to thereby render each pixel within the tile. Once the pixels walker has completed walking the full tile, the pixels are thereupon provided to a shader 152 .
- the shader 152 operates to add a layer of depth to the pixels by performing shading operations thereon. Once the shader 152 is complete, the pixels are provided to a depth and stencil test and color blend 154 .
- the depth and stencil test and color blend 154 performs a further level of refinement in the rendering of the graphics by testing the visibility of the pixels of the tile and thereupon providing the applicable coloring.
- the hierarchical Z and stencil logic 142 performs operations on a tile by tile basis, wherein the tile is a plurality of pixels, such as a matrix of 8 by 8 pixels. These tests determine whether to continue the rendering of the pixels within the tile or whether a determination may be made that all of the pixels in the tile are not visible. As recognized by one skilled in the art, a tile that passes the tile kill 146 may still contain at least one pixel which is not visible due to either having a z coordinate behind another pixel at the same x,y coordinate or being behind a mask, therefore the depth and stencil test and color blend 154 determines which pixels are visible and applies the appropriate coloring to thereon.
- the depth and stencil test and color blend 154 also provides to the hierarchical Z and stencil logic 142 updated Z value 144 information relative to specific x,y coordinates.
- the hierarchical Z test may discover tiles where the detailed depth test is not required because all pixels are known to pass the depth test, as reported on signal 145 . This allows an additional level of optimization, since block 154 can update the depth without performing visibility tests on the pixels in the tile.
- the completed graphical information is provided to a frame buffer 156 .
- the frame buffer 156 continuously receives pixel information from the depth and stencil test and color blend 154 until a full frame of video information is received. Thereupon, the frame buffer 156 may provide a new video frame to the output device, such as display 100 of FIG. 1 .
- FIG. 4 illustrates the graphic processing device in accordance with one embodiment of the present invention.
- the hierarchical Z and stencil logic 142 includes a comparator 160 which receives the tile range, including the tile MinZ 162 and the tile MaxZ 164 and x,y coordinates 165 .
- the comparator 160 also receives a depth and stencil function, 166 , a stencil mask 168 and a stencil reference 170 via a depth and stencil control signal 172 .
- the comparator further provides the tile x,y addresses 174 to the hierarchical Z and stencil cache 144 and receives the hierarchical Z range, hierarchical cache MinZ and hierarchical cache MaxZ, and stencil codes 176 .
- the comparator 160 performs a stencil test and a hierarchical Z test to determine the visibility of the pixels of the tile. Thereupon, the comparator 160 provides the x,y addresses, the tile MinZ and the tile MaxZ 177 to a hierarchical update and kill/pass module 178 .
- the hierarchical update and kill/pass module 178 updates the hierarchical cache MinZ, hierarchical cache MaxZ and the stencil codes 180 within the hierarchical Z and stencil cache 144 in response to the comparator 160 , also providing the x,y addresses 181 .
- the module 178 also generates an indicator 179 which is provided to the tile kill 146 , wherein as discussed above, the indicator indicates whether the tile is to be passed or killed based on a determination of whether it is guaranteed that the pixels within the tile would be visible in the rendered graphical image.
- FIG. 5 illustrates the steps of a flowchart of the hierarchical Z and stencil logic 142 of FIG. 4 .
- the method begins 200 by comparing the tile Z value range, the tile MinZ and tile MaxZ, with a hierarchical Z value range, the hierarchical cache MinZ and the hierarchical cache MaxZ, and a stencil code, designated at step 202 .
- the next step 204 is updating the hierarchical Z value range and the stencil code in response thereto.
- the next step, 206 is determining whether to render a plurality of pixels within the tile based on the comparison of the tile with the hierarchical Z value range and the stencil code.
- a stencil test and a hierarchical Z value test are performed.
- the stencil test is performed, step 208 , wherein the tile either passes or fails the stencil test.
- the hierarchical Z value test, step 210 is performed to determine if the pixel is visible or obstructed from view by another pixel. If the stencil test 208 fails or the stencil test passes and the hierarchical Z value test 210 fails, the tile is killed, step 212 . Otherwise, if the stencil test 208 passes and the hierarchical Z buffer test passes, indicating that at least one of the pixels within the tile is visible, the tile is rendered, step 214 . Thereupon, the method is complete, step 216 .
- FIG. 6 illustrates a flowchart of another embodiment of the present invention wherein the process begin 220 by receiving a tile having a plurality of pixels 222 .
- the next step, 224 is determining if the tile is visible relative to a stencil by generating a stencil code and comparing the stencil code to a stencil value and a mask. Thereupon a determination is made if the tile is visible in a hierarchical Z plane by receiving a MinZ and a MaxZ for the tile, comparing the MinZ and the MaxZ to a hierarchical Z range and wherein at least one of the plurality of pixels is visible in the z-plane, indicating the tile is visible in the hierarchical Z plane, step 226 .
- an indicator is generated, wherein the indicator indicates a positive indication when it is determined that the at least one of the pixels in the tile is visible relative to the stencil and in the hierarchical Z plane and the indicator indicates a negative indication when it is determined that that none of the pixels are visible relative to either the stencil mask or the hierarchical Z plane, step 228 .
- the pixels of the tile are rendered if the indicator indicates a positive indication and the tile is killed upon a negative indication.
- the hierarchical Z value range and the stencil code is then updated, step 232 .
- the method is completed, step 234 , and the tile has been rendered or killed based on the eventual visibility of the pixels of the tile.
- FIG. 7 illustrates a table representing one embodiment of a stencil code, wherein the stencil code is three bits specifying whether any stencil values in the tile are equal to, less than, or greater than the background stencil value upon which the tile is being compared.
- the stencil code of 000 is used to clear the stencil values to a background value without writing to a depth buffer.
- the stencil code may be used to kill tiles if the reference value in the stencil test matches the background stencil value.
- FIG. 8 illustrates a table representing the results of eight different stencil tests against the stencil codes.
- the term fail indicates that all stencil comparisons in tile fail
- the term pass indicates that all stencil comparisons in tile pass
- the term both means the some of the tile may pass and that some of the tile may fail wherein fail indicates the pixels as not visible.
- each stencil value may be modified.
- the table of FIG. 9 illustrates one embodiment of how to modify the stencil code for the tile, based on the applicable stencil operation in the table of FIG. 8 .
- multiple stencil operations may need to be performed to the stencil code as portions of the tile may both pass and fail the stencil test.
- the modified stencil code is provided back to the hierarchical Z and stencil cache.
- the asterisk in the table of FIG. 9 indicate stencil codes that cannot occur, such as it is not possible for any stencil values to be less than a background stencil value of zero.
- the hierarchical Z buffer test also known as a depth test, is performed.
- the tile contains two depth values, TminDepth and TmaxDepth, which represent the smallest and largest Z values of pixels in the tile, respectively, based on the range of Z plane values within the tile.
- the comparator also receives the hierarchical cache MinZ and the hierarchical cache MaxZ which may be readily compared to TminDepth and TmaxDepth.
- the hierarchical Z buffer test compares a depth value from the tile against the depth value at tile x,y coordinates. Also provided are two more depth values, PminDepth and PmaxDepth which represent the smallest and largest vertex depth values for the primitive being rendered.
- FIG. 10 illustrates a table representing the depth function of comparing the primitive depth values, PminDepth and PmaxDepth, to the tile depth values, TminDepth and TmaxDepth.
- the TminDepth and the TmaxDepth values need to be updated. If the depth test does not fail, e.g. either pass or both, and depth updates are enabled, then either the hierarchical cache MinZ must be set to the minimum of either TminDepth or PminDepth or the hierarchical cache MaxZ must be set to the maximum of either TmaxDepth or PmaxDepth, or both. Further, if the test passes, as show in the table, then depth tests need not be performed at individual pixels, since the comparison has demonstrated that all depth tests will pass.
- the tile may be a tile having a dimensions of 2 pixels by 2 pixels or a dimension of 4 pixels by 4 pixels, or the stencil code may contain more or fewer indicator bits to represent pre-rendering analysis of a tile relative to a stencil.
- multiple copies of the hierarchical logic may exist at different tile sizes. It is therefore contemplated to cover by the present invention, any and all modifications, variations, or equivalents that fall within the spirit and scope of the basic underlying principles disclosed and claimed herein.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Geometry (AREA)
- Computer Graphics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Image Generation (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/790,953 US7978194B2 (en) | 2004-03-02 | 2004-03-02 | Method and apparatus for hierarchical Z buffering and stenciling |
EP05724314A EP1721297A1 (fr) | 2004-03-02 | 2005-03-02 | Procede et dispositif de mise en tampon z et emploi de stencil |
PCT/US2005/006744 WO2005086094A1 (fr) | 2004-03-02 | 2005-03-02 | Procede et dispositif de mise en tampon z et emploi de stencil |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/790,953 US7978194B2 (en) | 2004-03-02 | 2004-03-02 | Method and apparatus for hierarchical Z buffering and stenciling |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050195187A1 US20050195187A1 (en) | 2005-09-08 |
US7978194B2 true US7978194B2 (en) | 2011-07-12 |
Family
ID=34911576
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/790,953 Expired - Lifetime US7978194B2 (en) | 2004-03-02 | 2004-03-02 | Method and apparatus for hierarchical Z buffering and stenciling |
Country Status (3)
Country | Link |
---|---|
US (1) | US7978194B2 (fr) |
EP (1) | EP1721297A1 (fr) |
WO (1) | WO2005086094A1 (fr) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080211810A1 (en) * | 2007-01-12 | 2008-09-04 | Stmicroelectronics S.R.L. | Graphic rendering method and system comprising a graphic module |
US20140118351A1 (en) * | 2012-11-01 | 2014-05-01 | Nvidia Corporation | System, method, and computer program product for inputting modified coverage data into a pixel shader |
US8928681B1 (en) * | 2006-11-01 | 2015-01-06 | Nvidia Corporation | Coalescing to avoid read-modify-write during compressed data operations |
US20150176846A1 (en) * | 2012-07-16 | 2015-06-25 | Rational Aktiengesellschaft | Method for Displaying Parameters of a Cooking Process and Display Device for a Cooking Appliance |
US9569882B2 (en) | 2013-12-20 | 2017-02-14 | Intel Corporation | Four corner high performance depth test |
US20170256863A1 (en) * | 2016-03-01 | 2017-09-07 | Wistron Neweb Corp. | Antenna system |
US9910826B2 (en) | 2015-03-27 | 2018-03-06 | International Business Machines Corporation | SIMD implementation of stencil codes |
US20190066354A1 (en) * | 2017-08-31 | 2019-02-28 | Hema C. Nalluri | Apparatus and method for processing commands in tile-based renderers |
US10453170B2 (en) | 2016-09-09 | 2019-10-22 | Intel Corporation | Minimum/maximum and bitwise and/or based coarse stencil test |
Families Citing this family (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9849372B2 (en) | 2012-09-28 | 2017-12-26 | Sony Interactive Entertainment Inc. | Method and apparatus for improving efficiency without increasing latency in emulation of a legacy application title |
US8497865B2 (en) | 2006-12-31 | 2013-07-30 | Lucid Information Technology, Ltd. | Parallel graphics system employing multiple graphics processing pipelines with multiple graphics processing units (GPUS) and supporting an object division mode of parallel graphics processing using programmable pixel or vertex processing resources provided with the GPUS |
US7961194B2 (en) | 2003-11-19 | 2011-06-14 | Lucid Information Technology, Ltd. | Method of controlling in real time the switching of modes of parallel operation of a multi-mode parallel graphics processing subsystem embodied within a host computing system |
US8085273B2 (en) | 2003-11-19 | 2011-12-27 | Lucid Information Technology, Ltd | Multi-mode parallel graphics rendering system employing real-time automatic scene profiling and mode control |
US7777748B2 (en) | 2003-11-19 | 2010-08-17 | Lucid Information Technology, Ltd. | PC-level computing system with a multi-mode parallel graphics rendering subsystem employing an automatic mode controller, responsive to performance data collected during the run-time of graphics applications |
CN1890660A (zh) | 2003-11-19 | 2007-01-03 | 路西德信息技术有限公司 | Pc总线上的多重三维图形管线的方法及系统 |
US20090027383A1 (en) | 2003-11-19 | 2009-01-29 | Lucid Information Technology, Ltd. | Computing system parallelizing the operation of multiple graphics processing pipelines (GPPLs) and supporting depth-less based image recomposition |
US8411105B1 (en) | 2004-05-14 | 2013-04-02 | Nvidia Corporation | Method and system for computing pixel parameters |
US7079156B1 (en) | 2004-05-14 | 2006-07-18 | Nvidia Corporation | Method and system for implementing multiple high precision and low precision interpolators for a graphics pipeline |
US8432394B1 (en) * | 2004-05-14 | 2013-04-30 | Nvidia Corporation | Method and system for implementing clamped z value interpolation in a raster stage of a graphics pipeline |
US8416242B1 (en) | 2004-05-14 | 2013-04-09 | Nvidia Corporation | Method and system for interpolating level-of-detail in graphics processors |
US7589722B2 (en) | 2004-08-10 | 2009-09-15 | Ati Technologies, Ulc | Method and apparatus for generating compressed stencil test information |
US7538765B2 (en) * | 2004-08-10 | 2009-05-26 | Ati International Srl | Method and apparatus for generating hierarchical depth culling characteristics |
CA2595085A1 (fr) | 2005-01-25 | 2006-11-09 | Lucid Information Technology, Ltd. | Systeme de traitement et d'affichage graphique utilisant plusieurs noyaux graphiques sur une puce en silicium de construction monolithique |
US20070002044A1 (en) * | 2005-06-30 | 2007-01-04 | Adam Lake | System and method for a compressed hierarachical stencil buffer |
US8933933B2 (en) | 2006-05-08 | 2015-01-13 | Nvidia Corporation | Optimizing a graphics rendering pipeline using early Z-mode |
US20070268289A1 (en) * | 2006-05-16 | 2007-11-22 | Chun Yu | Graphics system with dynamic reposition of depth engine |
US8184118B2 (en) * | 2007-05-01 | 2012-05-22 | Advanced Micro Devices, Inc. | Depth operations |
US10115221B2 (en) * | 2007-05-01 | 2018-10-30 | Advanced Micro Devices, Inc. | Stencil compression operations |
US8184117B2 (en) * | 2007-05-01 | 2012-05-22 | Advanced Micro Devices, Inc. | Stencil operations |
US8441497B1 (en) | 2007-08-07 | 2013-05-14 | Nvidia Corporation | Interpolation of vertex attributes in a graphics processor |
US8547382B2 (en) * | 2008-05-30 | 2013-10-01 | Advanced Micro Devices, Inc. | Video graphics system and method of pixel data compression |
EP2297705B1 (fr) | 2008-06-30 | 2012-08-15 | Thomson Licensing | Procede de composition temps reel d'une video |
KR101719485B1 (ko) | 2010-09-20 | 2017-03-27 | 삼성전자주식회사 | 그래픽 처리 유닛에서의 사전 픽셀 제거를 위한 장치 및 방법 |
US9925468B2 (en) | 2012-06-29 | 2018-03-27 | Sony Interactive Entertainment Inc. | Suspending state of cloud-based legacy applications |
US9656163B2 (en) | 2012-06-29 | 2017-05-23 | Sony Interactive Entertainment Inc. | Haptic enhancements for emulated video game not originally designed with haptic capabilities |
US9694276B2 (en) | 2012-06-29 | 2017-07-04 | Sony Interactive Entertainment Inc. | Pre-loading translated code in cloud based emulated applications |
US9248374B2 (en) | 2012-06-29 | 2016-02-02 | Sony Computer Entertainment Inc. | Replay and resumption of suspended game |
US9717989B2 (en) | 2012-06-29 | 2017-08-01 | Sony Interactive Entertainment Inc. | Adding triggers to cloud-based emulated games |
US20140092087A1 (en) | 2012-09-28 | 2014-04-03 | Takayuki Kazama | Adaptive load balancing in software emulation of gpu hardware |
US11013993B2 (en) | 2012-09-28 | 2021-05-25 | Sony Interactive Entertainment Inc. | Pre-loading translated code in cloud based emulated applications |
US9707476B2 (en) | 2012-09-28 | 2017-07-18 | Sony Interactive Entertainment Inc. | Method for creating a mini-game |
GB201223089D0 (en) * | 2012-12-20 | 2013-02-06 | Imagination Tech Ltd | Hidden culling in tile based computer generated graphics |
US9258012B2 (en) | 2013-03-15 | 2016-02-09 | Sony Computer Entertainment Inc. | Compression of state information for data transfer over cloud-based networks |
KR102116708B1 (ko) * | 2013-05-24 | 2020-05-29 | 삼성전자 주식회사 | 그래픽스 프로세싱 유닛 |
US10235811B2 (en) * | 2016-12-29 | 2019-03-19 | Intel Corporation | Replicating primitives across multiple viewports |
US10049426B2 (en) | 2017-01-03 | 2018-08-14 | Qualcomm Incorporated | Draw call visibility stream |
US10706612B2 (en) * | 2017-04-01 | 2020-07-07 | Intel Corporation | Tile-based immediate mode rendering with early hierarchical-z |
GB2565301A (en) * | 2017-08-08 | 2019-02-13 | Nokia Technologies Oy | Three-dimensional video processing |
US10565677B2 (en) * | 2017-10-16 | 2020-02-18 | Think Silicon Sa | System and method for adaptive z-buffer compression in low power GPUS and improved memory operations with performance tracking |
CN109767466B (zh) * | 2019-01-10 | 2021-07-13 | 深圳看到科技有限公司 | 画面渲染方法、装置、终端及对应的存储介质 |
Citations (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5579455A (en) * | 1993-07-30 | 1996-11-26 | Apple Computer, Inc. | Rendering of 3D scenes on a display using hierarchical z-buffer visibility |
US5949428A (en) * | 1995-08-04 | 1999-09-07 | Microsoft Corporation | Method and apparatus for resolving pixel data in a graphics rendering system |
US5977980A (en) | 1997-07-14 | 1999-11-02 | Ati Technologies | Method and apparatus for determining visibility of a pixel |
US6169553B1 (en) | 1997-07-02 | 2001-01-02 | Ati Technologies, Inc. | Method and apparatus for rendering a three-dimensional scene having shadowing |
US6188394B1 (en) | 1998-08-28 | 2001-02-13 | Ati Technologies, Inc. | Method and apparatus for video graphics antialiasing |
US6195737B1 (en) | 1998-03-23 | 2001-02-27 | Ati Technologies Inc. | Method and apparatus for relative addressing of tiled data |
US6226003B1 (en) * | 1998-08-11 | 2001-05-01 | Silicon Graphics, Inc. | Method for rendering silhouette and true edges of 3-D line drawings with occlusion |
US6384822B1 (en) * | 1999-05-14 | 2002-05-07 | Creative Technology Ltd. | Method for rendering shadows using a shadow volume and a stencil buffer |
US6457034B1 (en) | 1999-11-02 | 2002-09-24 | Ati International Srl | Method and apparatus for accumulation buffering in the video graphics system |
US6492991B1 (en) | 1998-08-28 | 2002-12-10 | Ati International Srl | Method and apparatus for controlling compressed Z information in a video graphics system |
US6525726B1 (en) | 1999-11-02 | 2003-02-25 | Intel Corporation | Method and apparatus for adaptive hierarchical visibility in a tiled three-dimensional graphics architecture |
US20030038819A1 (en) * | 1999-04-22 | 2003-02-27 | Lewis Michael C. | Method and system for providing implicit edge antialiasing |
US20030043148A1 (en) * | 2001-09-06 | 2003-03-06 | Lin-Tien Mei | Method for accelerated triangle occlusion culling |
US20030151606A1 (en) | 2001-10-29 | 2003-08-14 | Ati Technologies Inc. | System, method, and apparatus for multi-level hierarchical Z buffering |
US6636212B1 (en) * | 2000-11-14 | 2003-10-21 | Nvidia Corporation | Method and apparatus for determining visibility of groups of pixels |
US6646639B1 (en) * | 1998-07-22 | 2003-11-11 | Nvidia Corporation | Modified method and apparatus for improved occlusion culling in graphics systems |
US6707462B1 (en) | 2000-05-12 | 2004-03-16 | Microsoft Corporation | Method and system for implementing graphics control constructs |
US20040119709A1 (en) * | 2002-12-20 | 2004-06-24 | Jacob Strom | Graphics processing apparatus, methods and computer program products using minimum-depth occlusion culling and zig-zag traversal |
US20040169651A1 (en) | 2003-02-27 | 2004-09-02 | Nvidia Corporation | Depth bounds testing |
US6812927B1 (en) * | 2002-06-18 | 2004-11-02 | Nvidia Corporation | System and method for avoiding depth clears using a stencil buffer |
US20050134588A1 (en) * | 2003-12-22 | 2005-06-23 | Hybrid Graphics, Ltd. | Method and apparatus for image processing |
US6999087B2 (en) * | 2002-03-12 | 2006-02-14 | Sun Microsystems, Inc. | Dynamically adjusting sample density in a graphics system |
US20060033735A1 (en) | 2004-08-10 | 2006-02-16 | Ati Technologies Inc. | Method and apparatus for generating hierarchical depth culling characteristics |
US7023437B1 (en) * | 1998-07-22 | 2006-04-04 | Nvidia Corporation | System and method for accelerating graphics processing using a post-geometry data stream during multiple-pass rendering |
US7030878B2 (en) * | 2004-03-19 | 2006-04-18 | Via Technologies, Inc. | Method and apparatus for generating a shadow effect using shadow volumes |
US20060114261A1 (en) * | 2001-07-24 | 2006-06-01 | Imagination Technologies Limited | Three dimensional graphics system with early occlusion culling using Z-ranges |
US7068272B1 (en) * | 2000-05-31 | 2006-06-27 | Nvidia Corporation | System, method and article of manufacture for Z-value and stencil culling prior to rendering in a computer graphics processing pipeline |
US7184040B1 (en) * | 2003-11-21 | 2007-02-27 | Nvidia Corporation | Early stencil test rejection |
US7248261B1 (en) * | 2003-12-15 | 2007-07-24 | Nvidia Corporation | Method and apparatus to accelerate rendering of shadow effects for computer-generated images |
US7528839B1 (en) * | 2003-08-13 | 2009-05-05 | Nvidia Corporation | Faster clears for three-dimensional modeling applications |
-
2004
- 2004-03-02 US US10/790,953 patent/US7978194B2/en not_active Expired - Lifetime
-
2005
- 2005-03-02 WO PCT/US2005/006744 patent/WO2005086094A1/fr not_active Application Discontinuation
- 2005-03-02 EP EP05724314A patent/EP1721297A1/fr not_active Withdrawn
Patent Citations (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5579455A (en) * | 1993-07-30 | 1996-11-26 | Apple Computer, Inc. | Rendering of 3D scenes on a display using hierarchical z-buffer visibility |
US5949428A (en) * | 1995-08-04 | 1999-09-07 | Microsoft Corporation | Method and apparatus for resolving pixel data in a graphics rendering system |
US6169553B1 (en) | 1997-07-02 | 2001-01-02 | Ati Technologies, Inc. | Method and apparatus for rendering a three-dimensional scene having shadowing |
US5977980A (en) | 1997-07-14 | 1999-11-02 | Ati Technologies | Method and apparatus for determining visibility of a pixel |
US6195737B1 (en) | 1998-03-23 | 2001-02-27 | Ati Technologies Inc. | Method and apparatus for relative addressing of tiled data |
US6646639B1 (en) * | 1998-07-22 | 2003-11-11 | Nvidia Corporation | Modified method and apparatus for improved occlusion culling in graphics systems |
US7170513B1 (en) * | 1998-07-22 | 2007-01-30 | Nvidia Corporation | System and method for display list occlusion branching |
US7023437B1 (en) * | 1998-07-22 | 2006-04-04 | Nvidia Corporation | System and method for accelerating graphics processing using a post-geometry data stream during multiple-pass rendering |
US6894689B1 (en) * | 1998-07-22 | 2005-05-17 | Nvidia Corporation | Occlusion culling method and apparatus for graphics systems |
US6226003B1 (en) * | 1998-08-11 | 2001-05-01 | Silicon Graphics, Inc. | Method for rendering silhouette and true edges of 3-D line drawings with occlusion |
US6407741B1 (en) | 1998-08-28 | 2002-06-18 | Ati International Srl | Method and apparatus for controlling compressed Z information in a video graphics system that supports anti-aliasing |
US6492991B1 (en) | 1998-08-28 | 2002-12-10 | Ati International Srl | Method and apparatus for controlling compressed Z information in a video graphics system |
US6188394B1 (en) | 1998-08-28 | 2001-02-13 | Ati Technologies, Inc. | Method and apparatus for video graphics antialiasing |
US20030038819A1 (en) * | 1999-04-22 | 2003-02-27 | Lewis Michael C. | Method and system for providing implicit edge antialiasing |
US6384822B1 (en) * | 1999-05-14 | 2002-05-07 | Creative Technology Ltd. | Method for rendering shadows using a shadow volume and a stencil buffer |
US6457034B1 (en) | 1999-11-02 | 2002-09-24 | Ati International Srl | Method and apparatus for accumulation buffering in the video graphics system |
US6525726B1 (en) | 1999-11-02 | 2003-02-25 | Intel Corporation | Method and apparatus for adaptive hierarchical visibility in a tiled three-dimensional graphics architecture |
US6707462B1 (en) | 2000-05-12 | 2004-03-16 | Microsoft Corporation | Method and system for implementing graphics control constructs |
US7068272B1 (en) * | 2000-05-31 | 2006-06-27 | Nvidia Corporation | System, method and article of manufacture for Z-value and stencil culling prior to rendering in a computer graphics processing pipeline |
US6636212B1 (en) * | 2000-11-14 | 2003-10-21 | Nvidia Corporation | Method and apparatus for determining visibility of groups of pixels |
US20060114261A1 (en) * | 2001-07-24 | 2006-06-01 | Imagination Technologies Limited | Three dimensional graphics system with early occlusion culling using Z-ranges |
US20030043148A1 (en) * | 2001-09-06 | 2003-03-06 | Lin-Tien Mei | Method for accelerated triangle occlusion culling |
US20030151606A1 (en) | 2001-10-29 | 2003-08-14 | Ati Technologies Inc. | System, method, and apparatus for multi-level hierarchical Z buffering |
US6999087B2 (en) * | 2002-03-12 | 2006-02-14 | Sun Microsystems, Inc. | Dynamically adjusting sample density in a graphics system |
US6812927B1 (en) * | 2002-06-18 | 2004-11-02 | Nvidia Corporation | System and method for avoiding depth clears using a stencil buffer |
US20040119709A1 (en) * | 2002-12-20 | 2004-06-24 | Jacob Strom | Graphics processing apparatus, methods and computer program products using minimum-depth occlusion culling and zig-zag traversal |
US7301537B2 (en) * | 2002-12-20 | 2007-11-27 | Telefonaktiebolaget Lm Ericsson (Publ) | Graphics processing apparatus, methods and computer program products using minimum-depth occlusion culling and zig-zag traversal |
US20040169651A1 (en) | 2003-02-27 | 2004-09-02 | Nvidia Corporation | Depth bounds testing |
US7528839B1 (en) * | 2003-08-13 | 2009-05-05 | Nvidia Corporation | Faster clears for three-dimensional modeling applications |
US7184040B1 (en) * | 2003-11-21 | 2007-02-27 | Nvidia Corporation | Early stencil test rejection |
US7248261B1 (en) * | 2003-12-15 | 2007-07-24 | Nvidia Corporation | Method and apparatus to accelerate rendering of shadow effects for computer-generated images |
US20050134588A1 (en) * | 2003-12-22 | 2005-06-23 | Hybrid Graphics, Ltd. | Method and apparatus for image processing |
US7030878B2 (en) * | 2004-03-19 | 2006-04-18 | Via Technologies, Inc. | Method and apparatus for generating a shadow effect using shadow volumes |
US20060033735A1 (en) | 2004-08-10 | 2006-02-16 | Ati Technologies Inc. | Method and apparatus for generating hierarchical depth culling characteristics |
Non-Patent Citations (11)
Title |
---|
Aila et al. A Hierarchical Shadow Volume Algorithm. Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware. 2004. * |
Blythe, David; Programming with OpenGL: Advanced Rendering, section 14: Using the Stencil Buffer; from www.opengl.org; Jun. 9, 2005. |
Chen, Cheng-Hsien et al.; Two-Level Hierarchical Z-Buffer for 3D Graphics Hardware; National Chiao Tung University; 2002; pp. 253-256; Taiwan, ROC. |
Everitt et al. Practical and Robust Stenciled Shadow Volumes for Hardware-Accelerated Rendering. NVIDIA Corporation. 2002. * |
Foley et al. Computer Graphics: Principles and Practice. Addison-Wesley Pub. Co., Inc. pp. 870-871, § 18.3.8. 1997. * |
Greene, Ned; Hierarchical Polygon Tiling with Coverage Masks; Computer Graphics Proceedings; Aug. 4, 1996; pp. 65-74. |
International Search Report for International Application No. PCT/US2005/006744; European Patent Office; dated Jun. 21, 2005. |
Mitchell, Jason L., "Applications of Explicit Early-Z Culling," SIGGRAPH 2004-Real-Time Shading Course, pp. 14-1 thru 14-9. |
Per-Fragment Operations and the Framebuffer; pp. 141-148; Version 1.2.1; Apr. 1, 1999. |
Schrocker. Visibility Culling for Game Applications. Thesis. Institute of Computer Vision and Graphics. 2001. * |
The OpenGL Programming Guide: The Official Guide to Learning OpenGL, Release 1.1. 2nd ed., New York: Addison-Wesley Longman, Limited, 1997. |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8928681B1 (en) * | 2006-11-01 | 2015-01-06 | Nvidia Corporation | Coalescing to avoid read-modify-write during compressed data operations |
US8456468B2 (en) * | 2007-01-12 | 2013-06-04 | Stmicroelectronics S.R.L. | Graphic rendering method and system comprising a graphic module |
US20080211810A1 (en) * | 2007-01-12 | 2008-09-04 | Stmicroelectronics S.R.L. | Graphic rendering method and system comprising a graphic module |
US10969111B2 (en) * | 2012-07-16 | 2021-04-06 | Rational Aktiengesellschaft | Method for displaying parameters of a cooking process and display device for a cooking appliance |
US20150176846A1 (en) * | 2012-07-16 | 2015-06-25 | Rational Aktiengesellschaft | Method for Displaying Parameters of a Cooking Process and Display Device for a Cooking Appliance |
US20140118351A1 (en) * | 2012-11-01 | 2014-05-01 | Nvidia Corporation | System, method, and computer program product for inputting modified coverage data into a pixel shader |
US9165399B2 (en) * | 2012-11-01 | 2015-10-20 | Nvidia Corporation | System, method, and computer program product for inputting modified coverage data into a pixel shader |
US9569882B2 (en) | 2013-12-20 | 2017-02-14 | Intel Corporation | Four corner high performance depth test |
US9910826B2 (en) | 2015-03-27 | 2018-03-06 | International Business Machines Corporation | SIMD implementation of stencil codes |
US9837724B2 (en) * | 2016-03-01 | 2017-12-05 | Wistron Neweb Corp. | Antenna system |
US20170256863A1 (en) * | 2016-03-01 | 2017-09-07 | Wistron Neweb Corp. | Antenna system |
US10453170B2 (en) | 2016-09-09 | 2019-10-22 | Intel Corporation | Minimum/maximum and bitwise and/or based coarse stencil test |
US20190066354A1 (en) * | 2017-08-31 | 2019-02-28 | Hema C. Nalluri | Apparatus and method for processing commands in tile-based renderers |
US10672176B2 (en) * | 2017-08-31 | 2020-06-02 | Intel Corporation | Apparatus and method for processing commands in tile-based renderers |
Also Published As
Publication number | Publication date |
---|---|
WO2005086094A1 (fr) | 2005-09-15 |
EP1721297A1 (fr) | 2006-11-15 |
US20050195187A1 (en) | 2005-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7978194B2 (en) | Method and apparatus for hierarchical Z buffering and stenciling | |
CN110383337B (zh) | 可变速率着色 | |
US10957082B2 (en) | Method of and apparatus for processing graphics | |
US7538765B2 (en) | Method and apparatus for generating hierarchical depth culling characteristics | |
US7570266B1 (en) | Multiple data buffers for processing graphics data | |
US20050122338A1 (en) | Apparatus and method for rendering graphics primitives using a multi-pass rendering approach | |
US11055904B2 (en) | Optimizing depth testing in graphics processing systems that perform early and late depth testing | |
US10043306B2 (en) | Using depth data in a graphics processing system | |
US8184118B2 (en) | Depth operations | |
US7656416B2 (en) | Apparatus for generating anti-aliased and stippled 3d lines, points and surfaces using multi-dimensional procedural texture coordinates | |
US6411294B1 (en) | Image display apparatus and image display method | |
US9536333B2 (en) | Method and apparatus for improved processing of graphics primitives | |
US20060033743A1 (en) | Method and apparatus for generating compressed stencil test information | |
US10235792B2 (en) | Graphics processing systems | |
US10115221B2 (en) | Stencil compression operations | |
US8525843B2 (en) | Graphic system comprising a fragment graphic module and relative rendering method | |
US8390639B2 (en) | Method and apparatus for rotating an image on a display | |
US10726610B2 (en) | Efficient graphics processing using metadata | |
US6859209B2 (en) | Graphics data accumulation for improved multi-layer texture performance | |
US8098264B2 (en) | Method and apparatus for rendering computer graphics primitive | |
US20050231533A1 (en) | Apparatus and method for performing divide by w operations in a graphics system | |
US20080165208A1 (en) | 3-Dimensional graphic processing apparatus and operating method thereof | |
US7064752B1 (en) | Multi-function unit of a graphics system for updating a hierarchical Z buffer | |
US6750862B1 (en) | Method and system for performing enhanced lighting functions for texture map data | |
US20060109270A1 (en) | Method and apparatus for providing calligraphic light point display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ATI TECHNOLOGIES, INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SEILER, LARRY D.;MOREIN, STEPHEN L.;SIGNING DATES FROM 20040204 TO 20040229;REEL/FRAME:016306/0119 Owner name: ATI TECHNOLOGIES, INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SEILER, LARRY D.;MOREIN, STEPHEN L.;REEL/FRAME:016306/0119;SIGNING DATES FROM 20040204 TO 20040229 |
|
AS | Assignment |
Owner name: ATI TECHNOLOGIES ULC, CANADA Free format text: CHANGE OF NAME;ASSIGNOR:ATI TECHNOLOGIES INC.;REEL/FRAME:025573/0443 Effective date: 20061025 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |