US7701736B2 - Synchronous rectifying circuit for resonant power converters - Google Patents

Synchronous rectifying circuit for resonant power converters Download PDF

Info

Publication number
US7701736B2
US7701736B2 US11/835,807 US83580707A US7701736B2 US 7701736 B2 US7701736 B2 US 7701736B2 US 83580707 A US83580707 A US 83580707A US 7701736 B2 US7701736 B2 US 7701736B2
Authority
US
United States
Prior art keywords
signal
terminal
coupled
pulse
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/835,807
Other versions
US20090040792A1 (en
Inventor
Ta-Yung Yang
Tso-Min Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Components Industries LLC
Original Assignee
System General Corp Taiwan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by System General Corp Taiwan filed Critical System General Corp Taiwan
Assigned to SYSTEM GENERAL CORP. reassignment SYSTEM GENERAL CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, TSO-MIN, YANG, TA-YUNG
Priority to US11/835,807 priority Critical patent/US7701736B2/en
Priority to PCT/CN2007/002596 priority patent/WO2009018690A1/en
Priority to CN2007101850677A priority patent/CN101202511B/en
Priority to TW096142054A priority patent/TWI362819B/en
Publication of US20090040792A1 publication Critical patent/US20090040792A1/en
Publication of US7701736B2 publication Critical patent/US7701736B2/en
Application granted granted Critical
Assigned to FAIRCHILD (TAIWAN) CORPORATION reassignment FAIRCHILD (TAIWAN) CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: SYSTEM GENERAL CORP.
Assigned to SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC reassignment SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FAIRCHILD (TAIWAN) CORPORATION (FORMERLY SYSTEM GENERAL CORPORATION)
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Assigned to FAIRCHILD SEMICONDUCTOR CORPORATION, SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC reassignment FAIRCHILD SEMICONDUCTOR CORPORATION RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933 Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/33569—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
    • H02M3/33576—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
    • H02M3/33592—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer having a synchronous rectifier circuit or a synchronous freewheeling circuit at the secondary side of an isolation transformer
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0048—Circuits or arrangements for reducing losses
    • H02M1/0054—Transistor switching losses
    • H02M1/0058—Transistor switching losses by employing soft switching techniques, i.e. commutation of transistors when applied voltage is zero or when current flow is zero
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • the present invention relates in general to a control circuit of power converter, and more particularly, to synchronous rectifying control circuit for power converters.
  • FIG. 1 shows a circuit schematic of an offline resonant power converter. It includes a power transformer 10 to provide isolation from AC line input to the output of the power converter for safety. The soft switching of the resonant power converter achieves high efficiency and low EMI (electric-magnetic interference) performance. Transistors 20 and 30 develop a half bridge circuit to switch a resonant tank.
  • the resonant tank is formed by the power transformer 10 , an inductor 15 and a capacitor 40 .
  • the inductor 15 acts as a primary-side leakage inductance of the power transformer 10 and/or an inductor device.
  • the inductance L of the inductor 15 and the capacitance C of the capacitor 40 determine the resonance frequency f 0 .
  • the power transformer 10 transfers the energy from the primary side to the secondary side of the power transformer 10 .
  • Rectifiers 41 and 42 rectify the switching voltage of the power transformer 10 into a capacitor 65 .
  • a DC voltage V O is thus outputted at the output terminal of the power converter.
  • the output load of the power converter determines the Q value of the resonant tank through the power transformer 10 .
  • FIG. 2 shows the normalized amplitude of the output power as a function of the switching frequency. The maximum power is delivered to the output terminal of the power converter when the switching frequency is operated at the resonant frequency f 0 . If the switching frequency is lower than the resonant frequency f 0 , then the resonant tank will become capacitive impedance.
  • the resonant tank will become inductive impedance when the switching frequency is operated higher than the resonant frequency f 0 .
  • the voltage-controlled oscillator (VCO) of the power converter will control the switching frequency in between the resonant frequency f 0 and the maximum frequency f M to ensure the feedback circuit of the power converter is operated under a linear system. Besides, controlling the switching frequency below the maximum frequency f M is to make sure a soft switching mechanism.
  • VCO voltage-controlled oscillator
  • the object of present invention is to provide a synchronous rectifying circuit for resonant power converters to achieve higher efficiency.
  • a synchronous rectifying circuit is developed to improve the efficiency of the resonant power converter.
  • the synchronous rectifying circuit includes a pulse-signal generation circuit for generating a pulse signal in response to the rising edge and the falling edge of a switching signal. The switching signal is utilized to switch a power transformer and regulate the power converter.
  • An isolation device such as a pulse transformer or capacitors, is coupled to the pulse-signal generation circuit to transfer the pulse signal from the primary side of the power transformer to the secondary side of the power transformer.
  • An integrated synchronous rectifier comprises a rectifying terminal, a ground terminal a first input terminal and a second input terminal. The rectifying terminal is coupled to the secondary side of a power transformer. The ground terminal coupled to the output of the power converter.
  • a power transistor is connected between the rectifying terminal and the ground terminal.
  • the first input terminal and the second input terminal are coupled to receive the pulse signal for turning on/off the power transistor.
  • the pulse signal is a trig signal.
  • the pulse width of the pulse signal is shorter than the pulse width of the switching signal.
  • FIG. 1 shows a circuit schematic of an offline resonant power converter.
  • FIG. 2 shows a normalized amplitude of the output power of the resonant power converter as a function of the switching frequency.
  • FIG. 3 shows an embodiment of the resonant power converter with integrated synchronous rectifier according to the present invention.
  • FIG. 4 is a schematic diagram of an integrated synchronous rectifier according to an embodiment of the present invention.
  • FIG. 5 is an embodiment of a control circuit of the integrated synchronous rectifier according to the present invention.
  • FIG. 6 is a maximum-on-time (MOT) circuit according to an embodiment of the present invention.
  • FIG. 7 is a block schematic of a pulse-signal generation circuit according to an embodiment of the present invention.
  • FIG. 8 show a circuit schematic of a delay circuit.
  • FIG. 9 is an embodiment of a signal generation circuit according to the present invention.
  • FIG. 10 shows signal waveforms of the synchronous rectifying circuit in response to the switching signal according to an embodiment of the present invention.
  • FIG. 11 shows another embodiment of the circuit schematic of a power converter with synchronous rectifier in which a pulse transformer operated as the isolation device according to the present invention.
  • FIG. 3 shows a resonant power converter with integrated synchronous rectifiers.
  • the resonant power converter includes a power transformer 10 having a primary side and a secondary side.
  • the primary side of the power transformer 10 comprises two power switches 20 and 30 for switching the primary winding N P of the power transformer 10 .
  • the secondary side includes a secondary winding N S1 and another secondary winding N S2 .
  • a first integrated synchronous rectifier 51 comprises a rectifying terminal DET connected to the secondary winding N S1 .
  • a ground terminal GND of the first integrated synchronous rectifier 51 is connected to the ground of the power converter.
  • a second integrated synchronous rectifier 52 having the rectifying terminal DET and the ground terminal GND is also connected from the secondary winding N S2 to the ground of the power converter.
  • a first input terminal S P , a second input terminal S N of the first integrated synchronous rectifier 51 and the second integrated synchronous rectifier 52 are connected to the secondary side of an isolation device 70 to receive a pulse signal for turning on or turning off the integrated synchronous rectifiers 51 and 52 .
  • the isolation device 70 can be composed of capacitors 71 and 72 , or can be a pulse transformer.
  • the capacitance of capacitors 71 and 72 can be small, such as 20 pF, but high-voltage rating of capacitors is required for the isolation.
  • a pulse-signal generation circuit 100 comprises an input signal terminal SIN that is coupled to receive a switching signal S IN for generating the pulse signal in response to the rising (leading) edge and the falling (trailing) edge of the switching signal S IN .
  • the switching signal S IN is developed to switch the power transformer 10 and regulate the power converter.
  • the pulse signal is produced on a first output terminal X P and a second output terminal X N of the pulse-signal generation circuit 100 .
  • the pulse signal is a differential signal. The polarity of the pulse signal determines turning on or turning off of the integrated synchronous rectifiers 51 and 52 .
  • the pulse-signal generation circuit 100 further generates drive signals S A and S B in response to the switching signal S IN .
  • the drive signals S A and S B are coupled to control power switches 20 and 30 through drive circuits 25 and 35 respectively.
  • a time delay is developed between the enabling of the switching signal S IN and the enabling of the drive signals S A and S B .
  • the first output terminal X P and the second output terminal X N of the pulse-signal generation circuit 100 are coupled to the isolation device 70 to transfer the pulse signal from the primary side of the power transformer 10 to the secondary side of the power transformer 10 .
  • the pulse width of the pulse signal is shorter than the pulse width of the switching signal S IN .
  • the pulse signal is a trig signal that includes high frequency elements. Therefore, only small capacitors or a small pulse transformer is required for the isolation device 70 , which save the space of the PCB and save the cost of the power converter.
  • FIG. 4 is a schematic diagram of a preferred embodiment of an integrated synchronous rectifier 50 . It represents the circuit of integrated synchronous rectifiers 51 or 52 .
  • the integrated synchronous rectifier 50 includes a power transistor 400 , a diode 450 and a control circuit 200 .
  • the diode 450 is connected to the power transistor 400 in parallel.
  • the power transistor 400 is connected between the rectifying terminal DET and the ground terminal GND.
  • the rectifying terminal DET is coupled to the secondary side of the power transformer 10 .
  • the ground terminal GND is normally coupled to the output of the power converter.
  • the control circuit 200 is coupled to receive the pulse signal via the first input terminal S P and the second input terminal S N for turning on or turning off the power transistor 400 .
  • a V CC terminal is utilized to supply the power source to the control circuit 200 .
  • FIG. 5 shows a schematic diagram of a preferred embodiment of the control circuit 200 .
  • Resistors 211 and 221 provide a bias termination for the first input terminal S P .
  • Resistors 213 and 223 provide another bias termination for the second input terminal S N .
  • the first input terminal S P is coupled to the positive input of a comparator 210 and the negative input of a comparator 220 .
  • the second input terminal SN is coupled to the positive input of a comparator 220 and the negative input of a comparator 210 .
  • Comparators 210 and 220 comprise offset voltages 215 and 225 respectively, which produces hysteresis.
  • a third comparator 230 having a threshold V TH connects to its positive input.
  • the negative input of the comparator 230 is coupled to the rectifying terminal DET.
  • the outputs of comparators 210 and 230 are coupled to the set-input terminal (“S”) of a SR flip-flop 250 through an AND gate 235 .
  • the reset-input terminal (“R”) of the SR flip-flop 250 is controlled by the output of the comparator 220 .
  • the output of the SR flip-flop 250 and the output of the comparator 230 are connected to an AND gate 262 .
  • a gate-drive signal V G is generated at the output of the AND gate 262 for controlling the being turned on or being turned off status of the power transistor 400 .
  • the maximum-on-time of the gate-drive signal V G is limited by a maximum-on-time circuit (MOT) 270 .
  • MOT maximum-on-time circuit
  • the gate-drive signal V G is connected to the maximum-on-time circuit 270 . After a blanking time, a maximum-on-time signal S M will be produced in response to the enabling of the gate-drive signal V G .
  • the maximum-on-time signal S M is connected to an AND gate 260 via an inverter 261 . Another input of the AND gate 260 is connected to a power-on reset signal RST.
  • the output of the AND gate 260 is coupled to the clear terminal (“CLR”) of the SR flip-flop 250 to clear (reset) the SR flip-flop 250 .
  • the maximum-on-time of the gate-drive signal V G is thus limited by the blanking time of the maximum-on-time circuit 270 .
  • the gate-drive signal V G will turn off the power transistor 400 once the pulse signal is generated as, V SN ⁇ V SP >V 225 (2)
  • the gate-drive signal V G will turn on the power transistor 400 when equations (2) and (3) are met, V SP ⁇ V SN >V 215 (3) V DET ⁇ V TH (4)
  • V SP is the voltage of the first input terminal S P ;
  • V SN is the voltage of the second input terminal S N .
  • V DET is the voltage of the rectifying terminal DET.
  • V TH is the voltage of the threshold VTH;
  • V 215 is the value of the offset voltage 215 ;
  • V 225 is the value of the offset voltage 225 .
  • the voltage of the rectifying terminal DET will be lower than the voltage of the threshold VTH once the diode 450 is conducted. It shows the power transistor 400 can only be turned on after the diode is turned on.
  • FIG. 6 is a schematic diagram of a preferred embodiment of the maximum-on-time circuit 270 .
  • a current source 273 is connected to charge a capacitor 275 .
  • a transistor 272 is connected to discharge the capacitor 275 .
  • the gate-drive signal V G is coupled to control the transistor 272 through an inverter 271 .
  • the gate-drive signal V G is further connected to an AND gate 279 .
  • Another input of the AND gate 279 is coupled to the capacitor 275 .
  • the output of the AND gate 279 will generate the maximum-on-time signal S M to disable the gate-drive signal V G after the blanking time.
  • the blanking time is determined by the current of the current source 273 and the capacitance of the capacitor 275 .
  • FIG. 7 is a schematic diagram of a preferred embodiment of the pulse-signal generation circuit 100 .
  • the drive signals S A and S B are generated in response to the switching signal S IN .
  • the switching signal S IN is connected to the input of a delay circuit 110 .
  • the output of the delay circuit 110 is connected to the input of an AND gate 150 through an inverter 105 .
  • Another input of the AND gate 150 is coupled to the switching signal S IN .
  • NAND gates 150 , 160 and inverters 130 and 140 develop an anti-cross-conduction circuit to generate the drive signals S A and S B .
  • the output of the AND gate 150 is coupled to the input of anti-cross-conduction circuit.
  • the switching signal S IN is further connected to the input of a delay circuit 120 through an inverter 124 .
  • the output of the delay circuit 120 is connected to the input of the AND gate 160 through an inverter 125 .
  • Another input of the AND gate 160 is coupled to the output of the inverter 124 .
  • the output of the AND gate 160 is coupled to the input of anti-cross-conduction circuit.
  • a time delay is developed between the enabling of the switching signal S IN and the enabling of the drive signals S A and S B .
  • the delay circuits 110 and 120 determine the time delay.
  • FIG. 8 shows a schematic diagram of a preferred embodiment of the delay circuit.
  • a current source 113 is connected to charge a capacitor 115 .
  • a transistor 112 is connected to discharge the capacitor 115 .
  • the input signal is coupled to control the transistor 112 through an inverter 111 .
  • the input signal is further connected to an NAND gate 119 .
  • Another input of the NAND gate 119 is coupled to the capacitor 115 .
  • the output of the NAND gate is the output of the delay circuit.
  • the capacitor is discharged and the output of the NAND gate 119 is the logic-high.
  • the current source 113 will start to charge the capacitor 115 .
  • the NAND gate 119 will output a logic-low once the voltage of the capacitor 115 is higher than the input threshold of the NAND gate 119 .
  • the current of the current source 113 and the capacitance of the capacitor 115 determine the delay time of the delay circuit. The delay time is started from the logic-high of the input signal to the logic-low of the output signal of the delay circuit.
  • FIG. 9 is a schematic diagram of a preferred embodiment of the signal generation circuit 300 .
  • the clock-input of a flip-flop 310 is coupled to receive the switching signal S IN and generates a first signal connected to a first input of an OR gate 315 .
  • the switching signal S IN further generates a signal S NN through an inverter 325 .
  • the signal S NN is connected to drive the clock-input of a flip-flop 320 .
  • the flip-flop 320 outputs a second signal connected to a second input of the OR gate 315 .
  • the OR gate 315 is utilized to generate a negative-pulse signal at the second output terminal X N for turning off integrated synchronous rectifier 51 and 52 of FIG. 3 .
  • the negative-pulse signal is coupled to reset flip-flops 310 and 320 through a delay circuit (DLY) 322 .
  • the delay time of the delay circuit 322 determines the pulse width T P of the negative-pulse signal.
  • the signal S NN to the D-input terminal of a flip-flop 340 and the input of an AND gate 345 .
  • the clock-input of the flip-flop 340 is coupled to the second output terminal X N to receive the negative-pulse signal.
  • the output of the flip-flop 340 is connected to another input of the AND gate 345 .
  • the AND gate 345 is utilized to generate a positive-pulse signal at the first output terminal X P .
  • the positive-pulse signal is coupled to reset the flip-flop 340 via a delay circuit 332 .
  • the delay time of the delay circuit 332 determines the pulse width T P of the positive-pulse signal.
  • the pulse signal is therefore developed by the positive-pulse signal and the negative-pulse signal on the first output terminal X P and the second output terminal X N .
  • FIG. 10 shows signal waveforms of the synchronous rectifying circuit.
  • the drive signals S A and S B are respectively generated in response the rising edge and the falling edge of the switching signal S IN .
  • the delay time T D is designed in between the rising edge of the switching signal S IN and the rising edge of the drive signal S A .
  • another delay time T D is designed between the falling edge of the switching signal S IN and the rising edge of the drive signal S B .
  • the drive signal S B is the inverse of the drive signal S A .
  • a pulse signal S P -S N (negative pulse signal) is generated in response to the leading edge and the trailing edge of the switching signal S IN to disable the integrated synchronous rectifier 51 and 52 .
  • FIG. 11 shows a pulse transformer 75 that is used as the isolation device 70 for synchronous rectifying circuit.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)
  • Rectifiers (AREA)

Abstract

A synchronous rectifying circuit is provided for resonant power converter. An integrated synchronous rectifier comprises a rectifying terminal, a ground terminal a first input terminal and a second input terminal. The rectifying terminal is coupled to the secondary side of a power transformer. The ground terminal is coupled to the output of the power converter. A power transistor is connected between the rectifying terminal and the ground terminal. The first input terminal and the second input terminal are coupled to receive a pulse signal for turning on/off the power transistor. A pulse-signal generation circuit includes an input circuit coupled to receive the switching signal for switching the power transformer of the power converter.

Description

BACKGROUND OF THE INVENTION
1. Field of Invention
The present invention relates in general to a control circuit of power converter, and more particularly, to synchronous rectifying control circuit for power converters.
2. Description of Related Art
FIG. 1 shows a circuit schematic of an offline resonant power converter. It includes a power transformer 10 to provide isolation from AC line input to the output of the power converter for safety. The soft switching of the resonant power converter achieves high efficiency and low EMI (electric-magnetic interference) performance. Transistors 20 and 30 develop a half bridge circuit to switch a resonant tank. The resonant tank is formed by the power transformer 10, an inductor 15 and a capacitor 40. The inductor 15 acts as a primary-side leakage inductance of the power transformer 10 and/or an inductor device. The inductance L of the inductor 15 and the capacitance C of the capacitor 40 determine the resonance frequency f0.
f 0 = 1 2 ⁢ π ⁢ L × C ( 1 )
The power transformer 10 transfers the energy from the primary side to the secondary side of the power transformer 10. Rectifiers 41 and 42 rectify the switching voltage of the power transformer 10 into a capacitor 65. A DC voltage VO is thus outputted at the output terminal of the power converter. The output load of the power converter determines the Q value of the resonant tank through the power transformer 10. FIG. 2 shows the normalized amplitude of the output power as a function of the switching frequency. The maximum power is delivered to the output terminal of the power converter when the switching frequency is operated at the resonant frequency f0. If the switching frequency is lower than the resonant frequency f0, then the resonant tank will become capacitive impedance. The resonant tank will become inductive impedance when the switching frequency is operated higher than the resonant frequency f0. The voltage-controlled oscillator (VCO) of the power converter will control the switching frequency in between the resonant frequency f0 and the maximum frequency fM to ensure the feedback circuit of the power converter is operated under a linear system. Besides, controlling the switching frequency below the maximum frequency fM is to make sure a soft switching mechanism. The detail skill of the resonant power converter can be found in text book “Resonant Power Converters” by Marian K. Kazimierczuk and Dariusz Czarkowski, 1995 by John Wiley & Sons, Inc.
In recent development, applying the synchronous rectifier on the secondary side of the power transformer is a further approach to achieve a higher efficiency power conversion, such as “Control circuit associated with saturable inductor operated as synchronous rectifier forward power converter” by Yang, U.S. Pat. No. 7,173,835. However, the disadvantage of this prior art is an additional power consumptions caused by saturable inductors, etc. The object of present invention is to provide a synchronous rectifying circuit for resonant power converters to achieve higher efficiency.
SUMMARY OF THE INVENTION
A synchronous rectifying circuit is developed to improve the efficiency of the resonant power converter. The synchronous rectifying circuit includes a pulse-signal generation circuit for generating a pulse signal in response to the rising edge and the falling edge of a switching signal. The switching signal is utilized to switch a power transformer and regulate the power converter. An isolation device, such as a pulse transformer or capacitors, is coupled to the pulse-signal generation circuit to transfer the pulse signal from the primary side of the power transformer to the secondary side of the power transformer. An integrated synchronous rectifier comprises a rectifying terminal, a ground terminal a first input terminal and a second input terminal. The rectifying terminal is coupled to the secondary side of a power transformer. The ground terminal coupled to the output of the power converter. A power transistor is connected between the rectifying terminal and the ground terminal. The first input terminal and the second input terminal are coupled to receive the pulse signal for turning on/off the power transistor. The pulse signal is a trig signal. The pulse width of the pulse signal is shorter than the pulse width of the switching signal.
BRIEF DESCRIPTION OF ACCOMPANIED DRAWINGS
The accompanying drawings are included to provide a further understanding of the present invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the present invention and, together with the description, serve to explain the principles of the present invention.
FIG. 1 shows a circuit schematic of an offline resonant power converter.
FIG. 2 shows a normalized amplitude of the output power of the resonant power converter as a function of the switching frequency.
FIG. 3 shows an embodiment of the resonant power converter with integrated synchronous rectifier according to the present invention.
FIG. 4 is a schematic diagram of an integrated synchronous rectifier according to an embodiment of the present invention.
FIG. 5 is an embodiment of a control circuit of the integrated synchronous rectifier according to the present invention.
FIG. 6 is a maximum-on-time (MOT) circuit according to an embodiment of the present invention.
FIG. 7 is a block schematic of a pulse-signal generation circuit according to an embodiment of the present invention.
FIG. 8 show a circuit schematic of a delay circuit.
FIG. 9 is an embodiment of a signal generation circuit according to the present invention.
FIG. 10 shows signal waveforms of the synchronous rectifying circuit in response to the switching signal according to an embodiment of the present invention.
FIG. 11 shows another embodiment of the circuit schematic of a power converter with synchronous rectifier in which a pulse transformer operated as the isolation device according to the present invention.
 DETAILED DESCRIPTION OF EMBODIMENTS
FIG. 3 shows a resonant power converter with integrated synchronous rectifiers. The resonant power converter includes a power transformer 10 having a primary side and a secondary side. The primary side of the power transformer 10 comprises two power switches 20 and 30 for switching the primary winding NP of the power transformer 10. The secondary side includes a secondary winding NS1 and another secondary winding NS2. A first integrated synchronous rectifier 51 comprises a rectifying terminal DET connected to the secondary winding NS1. A ground terminal GND of the first integrated synchronous rectifier 51 is connected to the ground of the power converter. A second integrated synchronous rectifier 52 having the rectifying terminal DET and the ground terminal GND is also connected from the secondary winding NS2 to the ground of the power converter. A first input terminal SP, a second input terminal SN of the first integrated synchronous rectifier 51 and the second integrated synchronous rectifier 52 are connected to the secondary side of an isolation device 70 to receive a pulse signal for turning on or turning off the integrated synchronous rectifiers 51 and 52. The isolation device 70 can be composed of capacitors 71 and 72, or can be a pulse transformer. The capacitance of capacitors 71 and 72 can be small, such as 20 pF, but high-voltage rating of capacitors is required for the isolation.
A pulse-signal generation circuit 100 comprises an input signal terminal SIN that is coupled to receive a switching signal SIN for generating the pulse signal in response to the rising (leading) edge and the falling (trailing) edge of the switching signal SIN. The switching signal SIN is developed to switch the power transformer 10 and regulate the power converter. The pulse signal is produced on a first output terminal XP and a second output terminal XN of the pulse-signal generation circuit 100. The pulse signal is a differential signal. The polarity of the pulse signal determines turning on or turning off of the integrated synchronous rectifiers 51 and 52. In order to produce the pulse signal before the power transformer 10 is switched, the pulse-signal generation circuit 100 further generates drive signals SA and SB in response to the switching signal SIN. The drive signals SA and SB are coupled to control power switches 20 and 30 through drive circuits 25 and 35 respectively. A time delay is developed between the enabling of the switching signal SIN and the enabling of the drive signals SA and SB.
The first output terminal XP and the second output terminal XN of the pulse-signal generation circuit 100 are coupled to the isolation device 70 to transfer the pulse signal from the primary side of the power transformer 10 to the secondary side of the power transformer 10. The pulse width of the pulse signal is shorter than the pulse width of the switching signal SIN. The pulse signal is a trig signal that includes high frequency elements. Therefore, only small capacitors or a small pulse transformer is required for the isolation device 70, which save the space of the PCB and save the cost of the power converter.
FIG. 4 is a schematic diagram of a preferred embodiment of an integrated synchronous rectifier 50. It represents the circuit of integrated synchronous rectifiers 51 or 52. The integrated synchronous rectifier 50 includes a power transistor 400, a diode 450 and a control circuit 200. The diode 450 is connected to the power transistor 400 in parallel. The power transistor 400 is connected between the rectifying terminal DET and the ground terminal GND. The rectifying terminal DET is coupled to the secondary side of the power transformer 10. The ground terminal GND is normally coupled to the output of the power converter. The control circuit 200 is coupled to receive the pulse signal via the first input terminal SP and the second input terminal SN for turning on or turning off the power transistor 400. A VCC terminal is utilized to supply the power source to the control circuit 200.
FIG. 5 shows a schematic diagram of a preferred embodiment of the control circuit 200. Resistors 211 and 221 provide a bias termination for the first input terminal SP. Resistors 213 and 223 provide another bias termination for the second input terminal SN. The first input terminal SP is coupled to the positive input of a comparator 210 and the negative input of a comparator 220. The second input terminal SN is coupled to the positive input of a comparator 220 and the negative input of a comparator 210. Comparators 210 and 220 comprise offset voltages 215 and 225 respectively, which produces hysteresis. A third comparator 230 having a threshold VTH connects to its positive input. The negative input of the comparator 230 is coupled to the rectifying terminal DET. The outputs of comparators 210 and 230 are coupled to the set-input terminal (“S”) of a SR flip-flop 250 through an AND gate 235. The reset-input terminal (“R”) of the SR flip-flop 250 is controlled by the output of the comparator 220. The output of the SR flip-flop 250 and the output of the comparator 230 are connected to an AND gate 262. A gate-drive signal VG is generated at the output of the AND gate 262 for controlling the being turned on or being turned off status of the power transistor 400. The maximum-on-time of the gate-drive signal VG is limited by a maximum-on-time circuit (MOT) 270. The gate-drive signal VG is connected to the maximum-on-time circuit 270. After a blanking time, a maximum-on-time signal SM will be produced in response to the enabling of the gate-drive signal VG. The maximum-on-time signal SM is connected to an AND gate 260 via an inverter 261. Another input of the AND gate 260 is connected to a power-on reset signal RST. The output of the AND gate 260 is coupled to the clear terminal (“CLR”) of the SR flip-flop 250 to clear (reset) the SR flip-flop 250. The maximum-on-time of the gate-drive signal VG is thus limited by the blanking time of the maximum-on-time circuit 270. The gate-drive signal VG will turn off the power transistor 400 once the pulse signal is generated as,
V SN −V SP >V 225  (2)
The gate-drive signal VG will turn on the power transistor 400 when equations (2) and (3) are met,
V SP −V SN >V 215  (3)
VDET<VTH  (4)
Where VSP is the voltage of the first input terminal SP; VSN is the voltage of the second input terminal SN. VDET is the voltage of the rectifying terminal DET. VTH is the voltage of the threshold VTH; V215 is the value of the offset voltage 215; V225 is the value of the offset voltage 225.
The voltage of the rectifying terminal DET will be lower than the voltage of the threshold VTH once the diode 450 is conducted. It shows the power transistor 400 can only be turned on after the diode is turned on.
FIG. 6 is a schematic diagram of a preferred embodiment of the maximum-on-time circuit 270. A current source 273 is connected to charge a capacitor 275. A transistor 272 is connected to discharge the capacitor 275. The gate-drive signal VG is coupled to control the transistor 272 through an inverter 271. The gate-drive signal VG is further connected to an AND gate 279. Another input of the AND gate 279 is coupled to the capacitor 275. Once the gate-drive signal VG is enabled, the output of the AND gate 279 will generate the maximum-on-time signal SM to disable the gate-drive signal VG after the blanking time. The blanking time is determined by the current of the current source 273 and the capacitance of the capacitor 275.
FIG. 7 is a schematic diagram of a preferred embodiment of the pulse-signal generation circuit 100. The drive signals SA and SB are generated in response to the switching signal SIN. The switching signal SIN is connected to the input of a delay circuit 110. The output of the delay circuit 110 is connected to the input of an AND gate 150 through an inverter 105. Another input of the AND gate 150 is coupled to the switching signal SIN. NAND gates 150, 160 and inverters 130 and 140 develop an anti-cross-conduction circuit to generate the drive signals SA and SB. The output of the AND gate 150 is coupled to the input of anti-cross-conduction circuit. The switching signal SIN is further connected to the input of a delay circuit 120 through an inverter 124. The output of the delay circuit 120 is connected to the input of the AND gate 160 through an inverter 125. Another input of the AND gate 160 is coupled to the output of the inverter 124. The output of the AND gate 160 is coupled to the input of anti-cross-conduction circuit. A time delay is developed between the enabling of the switching signal SIN and the enabling of the drive signals SA and SB. The delay circuits 110 and 120 determine the time delay.
FIG. 8 shows a schematic diagram of a preferred embodiment of the delay circuit. A current source 113 is connected to charge a capacitor 115. A transistor 112 is connected to discharge the capacitor 115. The input signal is coupled to control the transistor 112 through an inverter 111. The input signal is further connected to an NAND gate 119. Another input of the NAND gate 119 is coupled to the capacitor 115. The output of the NAND gate is the output of the delay circuit. When the input signal is a logic-low, the capacitor is discharged and the output of the NAND gate 119 is the logic-high. When the input signal is changed to the logic-high, the current source 113 will start to charge the capacitor 115. The NAND gate 119 will output a logic-low once the voltage of the capacitor 115 is higher than the input threshold of the NAND gate 119. The current of the current source 113 and the capacitance of the capacitor 115 determine the delay time of the delay circuit. The delay time is started from the logic-high of the input signal to the logic-low of the output signal of the delay circuit.
FIG. 9 is a schematic diagram of a preferred embodiment of the signal generation circuit 300. The clock-input of a flip-flop 310 is coupled to receive the switching signal SIN and generates a first signal connected to a first input of an OR gate 315. The switching signal SIN further generates a signal SNN through an inverter 325. The signal SNN is connected to drive the clock-input of a flip-flop 320. The flip-flop 320 outputs a second signal connected to a second input of the OR gate 315. The OR gate 315 is utilized to generate a negative-pulse signal at the second output terminal XN for turning off integrated synchronous rectifier 51 and 52 of FIG. 3. The negative-pulse signal is coupled to reset flip- flops 310 and 320 through a delay circuit (DLY) 322. The delay time of the delay circuit 322 determines the pulse width TP of the negative-pulse signal. The signal SNN to the D-input terminal of a flip-flop 340 and the input of an AND gate 345. Through an inverter 342, the clock-input of the flip-flop 340 is coupled to the second output terminal XN to receive the negative-pulse signal. The output of the flip-flop 340 is connected to another input of the AND gate 345. The AND gate 345 is utilized to generate a positive-pulse signal at the first output terminal XP. The positive-pulse signal is coupled to reset the flip-flop 340 via a delay circuit 332. The delay time of the delay circuit 332 determines the pulse width TP of the positive-pulse signal. The pulse signal is therefore developed by the positive-pulse signal and the negative-pulse signal on the first output terminal XP and the second output terminal XN.
FIG. 10 shows signal waveforms of the synchronous rectifying circuit. The drive signals SA and SB are respectively generated in response the rising edge and the falling edge of the switching signal SIN. The delay time TD is designed in between the rising edge of the switching signal SIN and the rising edge of the drive signal SA. Besides, another delay time TD is designed between the falling edge of the switching signal SIN and the rising edge of the drive signal SB. The drive signal SB is the inverse of the drive signal SA. A pulse signal SP-SN (negative pulse signal) is generated in response to the leading edge and the trailing edge of the switching signal SIN to disable the integrated synchronous rectifier 51 and 52. Following the end of the negative pulse signal, a pulse signal SP-SN (positive pulse signal) is generated to enable integrated synchronous rectifier 51 or 52 if the diode of the integrated synchronous rectifier 51 or 52 is conducted. FIG. 11 shows a pulse transformer 75 that is used as the isolation device 70 for synchronous rectifying circuit.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Claims (21)

1. A synchronous rectifying circuit for power converter, comprising:
an integrated synchronous rectifier comprising:
a rectifying terminal, coupled to a secondary side of a power transformer;
a ground terminal, coupled to an output of the power converter;
a first input terminal; and
a second input terminal,
wherein a power transistor is connected between the rectifying terminal and the ground terminal; and the first input terminal and the second input terminal are coupled to receive a pulse signal for turning on/off the power transistor; and
a pulse-signal generation circuit comprising:
an input circuit, coupled to receive a switching signal;
a first output terminal; and
a second output terminal,
wherein the switching signal is used for switching the power transformer of the power converter; the first output terminal and the second output terminal are utilized to generate the pulse signal; and
an isolation device, coupled between the first input terminal and the second input terminal of the integrated synchronous rectifier, and the first output terminal and the second output terminal of the pulse-signal generation circuit.
2. The synchronous rectifying circuit as claimed in claim 1, wherein the isolation device comprises a pulse transformer or capacitors.
3. The synchronous rectifying circuit as claimed in claim 1, wherein the pulse signal is a differential signal; and the polarity of the pulse signal determines on/off status of the power transistor.
4. The synchronous rectifying circuit as claimed in claim 1, wherein the pulse signal is a trig signal, and wherein a pulse width of the pulse signal is shorter than a pulse width of the switching signal.
5. The synchronous rectifying circuit as claimed in claim 1, wherein the integrated synchronous rectifier comprises a latch circuit coupled to the first input terminal and the second input terminal of the integrated synchronous rectifier to receive the pulse signal for setting or resetting the latch circuit; wherein the latch circuit is coupled to turn on/off the power transistor.
6. The synchronous rectifying circuit as claimed in claim 1, wherein the integrated synchronous rectifier further comprises a maximum-on-time circuit to limit a maximum-on-time of the power transistor.
7. A synchronous rectifier apparatus for power converter, comprising:
a pulse-signal generation circuit, for generating a pulse signal in response to a leading edge and a trailing edge of a switching signal;
an isolation device, coupled to transfer the pulse signal from a primary side of a power transformer to a secondary side of the power transformer; and
an integrated synchronous rectifier, having a power transistor and a control circuit; wherein the power transistor is coupled to the power transformer for the rectifying operation; and the control circuit is operated to receive the pulse signal for turning on/off the power transistor;
wherein a switching signal is used for switching the power transformer of the power converter; and the pulse signal is coupled to set or reset a latch circuit of the control circuit for controlling the power transistor.
8. The synchronous rectifier apparatus as claimed in claim 7, further comprising a diode coupled to the power transistor in parallel; and wherein the power transistor is turned on by the pulse signal once the diode is conducted.
9. The synchronous rectifier apparatus as claimed in claim 7, wherein the isolation device comprises capacitors or a pulse transformer.
10. The synchronous rectifier apparatus as claimed in claim 7, wherein the pulse signal is a trig signal, and wherein a pulse width of the pulse signal is shorter than a pulse width of the switching signal.
11. The synchronous rectifier apparatus as claimed in claim 7, wherein the pulse-signal generation circuit further comprises:
an input signal terminal, coupled to receive the switching signal;
a first output terminal;
a second output terminal;
wherein the pulse signal is generated at the first output terminal and the second output terminal.
12. The synchronous rectifier apparatus as claimed in claim 7, wherein the integrated synchronous rectifier comprises:
a rectifying terminal, coupled to the secondary side of the power transformer;
a ground terminal, coupled to the output of the power converter;
a first input signal terminal; and
a second input signal terminal;
wherein the power transistor is connected between the rectifying terminal and the ground terminal; and the first input signal terminal and the second input signal terminal of the integrated synchronous rectifier are coupled to receive the pulse signal for turning on/off the power transistor.
13. The synchronous rectifier apparatus as claimed in claim 7, wherein a maximum-on-time of the power transistor is limited by a maximum-on-time circuit.
14. A method for improving efficiency of a power converter, comprising:
generating a pulse signal in response to a leading edge and a trailing edge of a switching signal;
transferring the pulse signal from a primary side of a power transformer to a secondary side of the power transformer through an isolation barrier;
setting or resetting a latch in response to the pulse signal; and
turning on/off a power transistor in accordance with a status of the latch;
wherein a switching signal is used for switching the power transformer of the power converter; the power transistor is coupled to the secondary side of the power transformer for the rectifying operation.
15. The method for improving efficiency of a power converter as claimed in claim 14, wherein the power transistor can be turned on only when a diode is conducted, and wherein the diode is coupled to the power transistor in parallel.
16. The method for improving efficiency of a power converter as claimed in claim 14, wherein the isolation device comprises a pulse transformer or capacitors.
17. The method for improving efficiency of a power converter as claimed in claim 14, wherein a pulse width of the pulse signal is shorter than a pulse width of the switching signal.
18. The method for improving efficiency of a power converter as claimed in claim 14, wherein a maximum-on-time of the power transistor is limited by a maximum-on-time circuit.
19. A synchronous rectifying circuit for power converter, comprising:
a first integrated synchronous rectifier coupled to a first terminal of a secondary side of a power transformer;
a second integrated synchronous rectifier coupled to a second terminal of the secondary side of the power transformer;
wherein the integrated synchronous rectifier comprises:
a rectifying terminal coupled to the power transformer and a ground terminal coupled to the output of the power converter, and wherein a power transistor is connected between the rectifying terminal and the ground terminal;
a first input terminal and a second input terminal; wherein the first input terminal and the second input terminal are coupled to receive a pulse signal for controlling the power transistor;
a pulse-signal generation circuit comprising
an input terminal, coupled to receive a switching signal for switching the power transformer of the power converter;
a first output terminal and a second output terminal for generating the pulse signal; and
an isolation device coupled in between the first input terminal and the second input terminal of the integrated synchronous rectifier, and the first output terminal and the second output terminal of the pulse-signal generation circuit.
20. The synchronous rectifying circuit as claimed in claim 19, wherein the pulse signal is a differential signal; wherein a pulse width of the pulse signal is shorter than a pulse width of the switching signal; and wherein a polarity of the pulse signal determines on/off state of the power transistor.
21. The synchronous rectifying circuit as claimed in claim 19, wherein the integrated synchronous rectifier comprises a latch circuit coupled to the first input terminal and the second input terminal to receive the pulse signal for setting or resetting the latch circuit; and wherein the latch circuit is coupled to turn on/off the power transistor.
US11/835,807 2007-08-08 2007-08-08 Synchronous rectifying circuit for resonant power converters Active 2028-05-20 US7701736B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US11/835,807 US7701736B2 (en) 2007-08-08 2007-08-08 Synchronous rectifying circuit for resonant power converters
PCT/CN2007/002596 WO2009018690A1 (en) 2007-08-08 2007-08-29 Synchronous rectifying circuit for resonant power converters
CN2007101850677A CN101202511B (en) 2007-08-08 2007-11-06 Synchronous rectification circuit for resonance power converter
TW096142054A TWI362819B (en) 2007-08-08 2007-11-07 Synchronous rectifying circuit for power converters and method using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/835,807 US7701736B2 (en) 2007-08-08 2007-08-08 Synchronous rectifying circuit for resonant power converters

Publications (2)

Publication Number Publication Date
US20090040792A1 US20090040792A1 (en) 2009-02-12
US7701736B2 true US7701736B2 (en) 2010-04-20

Family

ID=39517515

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/835,807 Active 2028-05-20 US7701736B2 (en) 2007-08-08 2007-08-08 Synchronous rectifying circuit for resonant power converters

Country Status (4)

Country Link
US (1) US7701736B2 (en)
CN (1) CN101202511B (en)
TW (1) TWI362819B (en)
WO (1) WO2009018690A1 (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090110129A1 (en) * 2007-10-29 2009-04-30 System General Corp. Synchronous rectifying circuit for offline power converter
US20100091521A1 (en) * 2008-10-09 2010-04-15 Andy Hinds Dual isolated input single power supply topology
US20100097826A1 (en) * 2008-10-16 2010-04-22 Ming Xu Resonant converter for synchronous rectification control
US20100124079A1 (en) * 2008-11-20 2010-05-20 System General Corp. Offline synchronous rectifier with causal circuit for resonant switching power converter
US20110002145A1 (en) * 2008-02-04 2011-01-06 Nxp B.V. Method of operating a resonant power converter and a controller therefor
US20110049997A1 (en) * 2009-09-03 2011-03-03 Tdk Corporation Wireless power feeder and wireless power transmission system
US20120019076A1 (en) * 2010-07-22 2012-01-26 Tdk Corportation Wireless power feeder and wireless power transmission system
US20120081934A1 (en) * 2011-11-01 2012-04-05 Paul Garrity Photovoltaic power conditioning units
US20130016533A1 (en) * 2011-07-15 2013-01-17 Nxp B.V. Resonant converter control
US8526205B2 (en) 2011-11-01 2013-09-03 Enecsys Limited Photovoltaic power conditioning units
US9444353B2 (en) 2014-03-28 2016-09-13 Silergy Semiconductor Technology (Hangzhou) Ltd Isolated power converter and associated switching power supply
US20170093288A1 (en) * 2014-03-26 2017-03-30 Robert Bosch Gmbh Modulation method for the boost converter operating mode of a push-pull converter
US20190229629A1 (en) * 2018-01-25 2019-07-25 Nxp B.V. An apparatus and method for adaptively setting the proper range for the vcm control variable based upon clipping of the main regulation loop
US20190229628A1 (en) * 2018-01-25 2019-07-25 Nxp B.V. Apparatus and method for a dual output resonant converter to ensure full power range for both outputs
US10554135B2 (en) 2018-01-25 2020-02-04 Nxp B.V. Apparatus and method for improved small load performance of a dual output resonant converter

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7885084B2 (en) * 2007-10-03 2011-02-08 System General Corp. Control circuit for synchronous rectifying and soft switching of power converters
EP2214465A3 (en) 2009-01-29 2010-09-08 SANYO Electric Co., Ltd. Display apparatus
TW201106590A (en) * 2009-08-14 2011-02-16 System General Corp Parallel connected PFC converters
CN102055342B (en) * 2009-10-30 2015-11-25 通用电气公司 The synchronous FET controller of LLC converter and method of operation thereof
US8488338B2 (en) * 2010-10-01 2013-07-16 System General Corporation Controller with valley switching and limited maximum frequency for quasi-resonant power converters
CN102969912B (en) * 2012-10-23 2014-08-13 矽力杰半导体技术(杭州)有限公司 Control and drive circuit and method
KR102197271B1 (en) * 2013-12-17 2020-12-31 솔루엠 (허페이) 세미컨덕터 씨오., 엘티디. Circuit for driving synchronous rectifier and power supply apparatus including the same
US20150263639A1 (en) 2014-03-14 2015-09-17 Avogy, Inc. Adaptive synchronous switching in a resonant converter
WO2015138880A1 (en) * 2014-03-14 2015-09-17 Avogy, Inc. Adaptive synchronous switching in a resonant converter
US10742129B2 (en) * 2016-06-20 2020-08-11 Rompower Technology Holdings, Llc Very high efficiency soft switching converter AKA the adjud converter
CN108494277B (en) * 2018-05-07 2019-10-18 电子科技大学 A kind of synchronous commutating control circuit improving electric efficiency
US11005381B2 (en) * 2018-08-07 2021-05-11 Texas Instruments Incorporated Synchronous rectifier control circuit

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4922404A (en) * 1989-03-15 1990-05-01 General Electric Company Method and apparatus for gating of synchronous rectifier
US5841641A (en) * 1996-05-01 1998-11-24 Compaq Computer Corporation Protected zero-crossing detection using switching transistor's on-resistance
JP2001069756A (en) 1999-08-26 2001-03-16 Tdk Corp Switching power supply device
US20020135342A1 (en) 2001-03-23 2002-09-26 Satoshi Tomioka Switching power supply
JP2005020970A (en) 2003-06-30 2005-01-20 Shindengen Electric Mfg Co Ltd Power supply circuit
US20050024899A1 (en) 2003-07-28 2005-02-03 Niko Semiconductor Co., Ltd Flyback type alternation power supply with primary/secondary synchronize control
CN1697296A (en) 2004-05-10 2005-11-16 半导体元件工业有限责任公司 Power supply controller and method therefor
US7173835B1 (en) 2005-11-16 2007-02-06 System General Corp. Control circuit associated with saturable inductor operated as synchronous rectifier forward power converter

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100525044C (en) * 2005-11-28 2009-08-05 伊博电源（杭州）有限公司 Self driving circuit for three winding reverse exciting converter synchronous rectifier
US7787264B2 (en) * 2007-07-25 2010-08-31 System General Corp. Apparatus to provide synchronous rectifying circuit for flyback power converters
US7974108B2 (en) * 2007-10-29 2011-07-05 System General Corp. Synchronous rectifying circuit for offline power converter

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4922404A (en) * 1989-03-15 1990-05-01 General Electric Company Method and apparatus for gating of synchronous rectifier
US5841641A (en) * 1996-05-01 1998-11-24 Compaq Computer Corporation Protected zero-crossing detection using switching transistor's on-resistance
JP2001069756A (en) 1999-08-26 2001-03-16 Tdk Corp Switching power supply device
US20020135342A1 (en) 2001-03-23 2002-09-26 Satoshi Tomioka Switching power supply
JP2005020970A (en) 2003-06-30 2005-01-20 Shindengen Electric Mfg Co Ltd Power supply circuit
US20050024899A1 (en) 2003-07-28 2005-02-03 Niko Semiconductor Co., Ltd Flyback type alternation power supply with primary/secondary synchronize control
CN1697296A (en) 2004-05-10 2005-11-16 半导体元件工业有限责任公司 Power supply controller and method therefor
US7173835B1 (en) 2005-11-16 2007-02-06 System General Corp. Control circuit associated with saturable inductor operated as synchronous rectifier forward power converter

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7974108B2 (en) * 2007-10-29 2011-07-05 System General Corp. Synchronous rectifying circuit for offline power converter
US20090110129A1 (en) * 2007-10-29 2009-04-30 System General Corp. Synchronous rectifying circuit for offline power converter
US8339817B2 (en) * 2008-02-04 2012-12-25 Nxp B.V. Method of operating a resonant power converter and a controller therefor
US20110002145A1 (en) * 2008-02-04 2011-01-06 Nxp B.V. Method of operating a resonant power converter and a controller therefor
US8154887B2 (en) * 2008-10-09 2012-04-10 Honeywell International Inc. Dual isolated input single power supply topology
US20100091521A1 (en) * 2008-10-09 2010-04-15 Andy Hinds Dual isolated input single power supply topology
US20100097826A1 (en) * 2008-10-16 2010-04-22 Ming Xu Resonant converter for synchronous rectification control
US8014173B2 (en) * 2008-10-16 2011-09-06 Fsp Technology Inc. Resonant converter for synchronous rectification control
US8023289B2 (en) * 2008-11-20 2011-09-20 System General Corp. Offline synchronous rectifier with causal circuit for resonant switching power converter
US20100124079A1 (en) * 2008-11-20 2010-05-20 System General Corp. Offline synchronous rectifier with causal circuit for resonant switching power converter
US20110049997A1 (en) * 2009-09-03 2011-03-03 Tdk Corporation Wireless power feeder and wireless power transmission system
US20120019076A1 (en) * 2010-07-22 2012-01-26 Tdk Corportation Wireless power feeder and wireless power transmission system
US8829730B2 (en) * 2010-07-22 2014-09-09 Tdk Corporation Wireless power feeder and wireless power transmission system
US10141745B2 (en) 2011-01-11 2018-11-27 Tesla, Inc. Photovoltaic power conditioning units
US20130016533A1 (en) * 2011-07-15 2013-01-17 Nxp B.V. Resonant converter control
US9065350B2 (en) * 2011-07-15 2015-06-23 Nxp B.V. Resonant converter control based on a voltage difference
US8472220B2 (en) * 2011-11-01 2013-06-25 Enecsys Limited Photovoltaic power conditioning units
US8526205B2 (en) 2011-11-01 2013-09-03 Enecsys Limited Photovoltaic power conditioning units
US9520803B2 (en) 2011-11-01 2016-12-13 Solarcity Corporation Photovoltaic power conditioning units
US20120081934A1 (en) * 2011-11-01 2012-04-05 Paul Garrity Photovoltaic power conditioning units
US20170093288A1 (en) * 2014-03-26 2017-03-30 Robert Bosch Gmbh Modulation method for the boost converter operating mode of a push-pull converter
US9941806B2 (en) * 2014-03-26 2018-04-10 Robert Bosch Gmbh Modulation method for the boost converter operating mode of a push-pull converter
US9444353B2 (en) 2014-03-28 2016-09-13 Silergy Semiconductor Technology (Hangzhou) Ltd Isolated power converter and associated switching power supply
US20190229629A1 (en) * 2018-01-25 2019-07-25 Nxp B.V. An apparatus and method for adaptively setting the proper range for the vcm control variable based upon clipping of the main regulation loop
US20190229628A1 (en) * 2018-01-25 2019-07-25 Nxp B.V. Apparatus and method for a dual output resonant converter to ensure full power range for both outputs
US10554135B2 (en) 2018-01-25 2020-02-04 Nxp B.V. Apparatus and method for improved small load performance of a dual output resonant converter
US10811981B2 (en) * 2018-01-25 2020-10-20 Nxp B.V. Apparatus and method for a dual output resonant converter to ensure full power range for both outputs
US10819240B2 (en) * 2018-01-25 2020-10-27 Nxp B.V. Apparatus and method for adaptively setting the proper range for the VCM control variable based upon clipping of the main regulation loop
US10978956B2 (en) * 2018-01-25 2021-04-13 Nxp B.V. Apparatus and method for a dual output resonant converter to ensure full power range for both outputs
US11165353B2 (en) * 2018-01-25 2021-11-02 Nxp B.V. Apparatus and method for adaptively setting the proper range for the VCM control variable based upon clipping of the main regulation loop

Also Published As

Publication number Publication date
TWI362819B (en) 2012-04-21
CN101202511B (en) 2010-06-09
US20090040792A1 (en) 2009-02-12
CN101202511A (en) 2008-06-18
WO2009018690A1 (en) 2009-02-12
TW200908527A (en) 2009-02-16

Similar Documents

Publication Publication Date Title
US7701736B2 (en) Synchronous rectifying circuit for resonant power converters
US7660136B2 (en) Method and apparatus for synchronous rectifying of soft switching power converters
US7885084B2 (en) Control circuit for synchronous rectifying and soft switching of power converters
US7701733B2 (en) Method and apparatus to provide synchronous rectifying circuit for offline power converters
US7974108B2 (en) Synchronous rectifying circuit for offline power converter
US7787264B2 (en) Apparatus to provide synchronous rectifying circuit for flyback power converters
US8072787B2 (en) Synchronous rectifying for soft switching power converters
US7764516B2 (en) Method and apparatus of providing synchronous regulation circuit for offline power converter
TWI472131B (en) Active-clamp circuit for quasi-resonant flyback power converter
US7616457B2 (en) Synchronous regulation circuit
US8023289B2 (en) Offline synchronous rectifier with causal circuit for resonant switching power converter
Xu et al. 1-MHz self-driven ZVS full-bridge converter for 48-V power pod and DC/DC brick
US20110063877A1 (en) Synchronous rectifying circuit with primary-side swithching current detection for offline power converters
US7903440B2 (en) Synchronous regulation circuit and method for providing synchronous regulation for power converters
US8242754B2 (en) Resonant power converter with half bridge and full bridge operations and method for control thereof
US8004862B2 (en) Offline synchronous rectifying circuit with current transformer for soft switching power converters
US20070121352A1 (en) Switching control circuit having a valley voltage detector to achieve soft switching for a resonant power converter
TWI556554B (en) A system and method for adjusting a power converter
CN114123784A (en) Resonant half-bridge flyback power supply and primary side control circuit and control method thereof
US8649191B2 (en) Synchronous rectifier having phase lock circuit coupled to feedback loop for resonant power converters
CN201018415Y (en) High efficiency switching power converter
US20110292702A1 (en) Method and apparatus to improve dynamic response of the synchronous rectifying for resonant power converters
CN100490290C (en) High efficient switchover power converter
JPH03222672A (en) Switching power supply

Legal Events

Date Code Title Description
AS Assignment

Owner name: SYSTEM GENERAL CORP.,TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, TA-YUNG;CHEN, TSO-MIN;REEL/FRAME:019670/0752

Effective date: 20070701

Owner name: SYSTEM GENERAL CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, TA-YUNG;CHEN, TSO-MIN;REEL/FRAME:019670/0752

Effective date: 20070701

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: FAIRCHILD (TAIWAN) CORPORATION, TAIWAN

Free format text: CHANGE OF NAME;ASSIGNOR:SYSTEM GENERAL CORP.;REEL/FRAME:038594/0168

Effective date: 20140620

AS Assignment

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD (TAIWAN) CORPORATION (FORMERLY SYSTEM GENERAL CORPORATION);REEL/FRAME:042328/0318

Effective date: 20161221

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:046410/0933

Effective date: 20170210

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:046410/0933

Effective date: 20170210

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12

AS Assignment

Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064072/0001

Effective date: 20230622

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064072/0001

Effective date: 20230622