US7557454B2 - Assemblies with bond pads of two or more semiconductor devices electrically connected to the same surface of a plurality of leads - Google Patents

Assemblies with bond pads of two or more semiconductor devices electrically connected to the same surface of a plurality of leads Download PDF

Info

Publication number
US7557454B2
US7557454B2 US11/182,160 US18216005A US7557454B2 US 7557454 B2 US7557454 B2 US 7557454B2 US 18216005 A US18216005 A US 18216005A US 7557454 B2 US7557454 B2 US 7557454B2
Authority
US
United States
Prior art keywords
device assembly
semiconductor device
semiconductor
electrical connection
leads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US11/182,160
Other versions
US20050248013A1 (en
Inventor
Todd O. Bolken
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Bank NA
Continental Automotive Systems Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US11/182,160 priority Critical patent/US7557454B2/en
Publication of US20050248013A1 publication Critical patent/US20050248013A1/en
Application granted granted Critical
Publication of US7557454B2 publication Critical patent/US7557454B2/en
Assigned to CONTINENTAL AUTOMOTIVE SYSTEMS US, INC. reassignment CONTINENTAL AUTOMOTIVE SYSTEMS US, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: SIEMENS VDO AUTOMOTIVE CORPORATION
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT reassignment MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: MICRON TECHNOLOGY, INC.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: MICRON TECHNOLOGY, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC.
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Assigned to MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC. reassignment MICRON SEMICONDUCTOR PRODUCTS, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/4952—Additional leads the additional leads being a bump or a wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48092—Helix
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the present invention relates generally to semiconductor die assemblies that employ multiple semiconductor dice. More specifically, the present invention relates to methods and apparatus for increasing integrated circuit density by employing a plurality of semiconductor dice in semiconductor assemblies utilizing single lead frames.
  • the inner lead finger ends on a lead frame may provide anchor points for the leads when the leads and the die are encapsulated, as with a filled polymer by transfer molding. These anchor points may be embodied as flanges or bends or kinks in the lead finger.
  • U.S. Pat. No. 5,012,323 to Farnworth teaches combining a pair of dice mounted on opposing sides of a lead frame.
  • An upper die is back-bonded to the upper surface of the leads of the lead frame via a first adhesively coated, insulated film layer.
  • the lower die is face-bonded to the lower lead frame die-bonding region via a second, adhesively coated, insulative, film layer.
  • the wire-bonding pads on both the upper die and lower die are interconnected with the ends of their associated lead extensions with gold or aluminum bond wires.
  • the lower die is slightly larger than the upper die so that the lower die bond pads are accessible from above through an aperture in the lead frame such that wire bonds can be made from these bond pads to lead extensions.
  • this arrangement has a major disadvantage from a production standpoint, since differently sized dice are required.
  • the lead frame design employed by Farnworth is directed toward peripherally located bond pads and includes a rather complex lead frame configuration, which may not be amenable to use in standard thin small outline packages (TSOPs).
  • U.S. Pat. No. 5,291,061 to Ball teaches a multiple stacked die device that contains up to four dice and which does not exceed the height of then-current single die packages.
  • the low profile of the device is achieved by close-tolerance stacking which is made possible by a low-loop-profile wire bonding operation and thin-adhesive layers between the dice of the stack.
  • Ball secures all of the dice to a single lead frame, the bond pads of each die employed are peripherally located.
  • U.S. Pat. No. 5,804,874 to An et al. discloses the stacking of two or more identical leads-over-chip (“LOC”) configured semiconductor dice facing in the same direction.
  • LOC leads-over-chip
  • a lower die is adhered by its active surface to leads of a lower lead frame and wire bonded in LOC fashion, after which the active surface of at least one other die is adhered to leads of an upper lead frame in LOC fashion, then adhesively back bonded to the upper surface of the lower lead frame.
  • the leads of the upper lead frame are electrically connected to those of the lower lead frame by thermocompression bonding.
  • the An device while providing increased circuit density, requires at least two differently configured LOC lead frames and that bond pads of both dice be wire bonded to their corresponding leads before the at least two dice are secured together.
  • U.S. Pat. No. 6,252,299 to Masuda et al. discloses an LOC-type semiconductor package wherein an upper die and a lower die, each with centrally located bond pads, are electrically connected to separate lead fingers of respective lead frames.
  • the upper and lower dice are configured such that the circuit-bearing surfaces of each die are opposed to each other. Therefore, the Masuda invention employs multiple lead frames, which must be electrically isolated from one another, potentially increasing the thickness of the resulting package to an undesirable level.
  • U.S. Pat. No. 6,087,718, issued to Cho discloses a stacked-type semiconductor package wherein an upper die with peripherally located bond pads and a lower die with centrally located bond pads are electrically connected to a single lead frame.
  • the use of differently configured semiconductor dice in Cho may be somewhat undesirable.
  • the present invention relates to methods and apparatus for increasing the integrated circuit density of a thin small outline package (“TSOP”) and, in particular, to TSOP semiconductor die packages that include two semiconductor dice with centrally located bond pads in a stacked arrangement and that are electrically connected to a single, plated side of a common lead frame.
  • TSOP thin small outline package
  • Substantially centrally located bond pad arrangements include, but are not limited to, bond pad arrangements wherein the bond pads are arranged in one or two straight lines, usually substantially aligned with and located near a lateral centerline of the semiconductor die.
  • centrally located bond pad arrangements may also include so-called “I patterns” or other arrangements in which a substantial number of bond pads are located near or along the center or a lateral centerline of the semiconductor die.
  • the present invention may include stacking a first die on a second die with a lead frame therebetween so that the active surfaces of the first and second dice are facing in substantially the same direction.
  • the first die may be attached to the lead frame via adhesive-coated tape.
  • the lead frame lead fingers may be electrically connected to centrally located bond pads of the die at the inner lateral ends of the lead frame, as known in the art, such as by wire bonding or tape automated bonding (“TAB”) processes.
  • TAB tape automated bonding
  • a second die may be attached to the die assembly by dispersing epoxy over the lead frame surface, exposed active surface of the first die, and the aforementioned first electrical connections.
  • the centrally located bond pads of the second die may electrically communicate with corresponding lead fingers of the lead frame by electrical connections that extend from the bond pad area of the second die, over the periphery of the second die to the lead frame surface (at least partially around the lateral surface of the second die) to which they are attached.
  • TAB bonding and wire bonding are examples of processes that may be utilized to electrically connect the bond pads of the second die to corresponding lead fingers of the lead frame.
  • a TSOP semiconductor die assembly of the present invention may further include a dielectric packaging envelope that encapsulates the lead frame, as well as the first and second dice, with the primary lead fingers extending beyond the envelope.
  • the packaging may be accomplished by way of a transfer molding process wherein mold cavities placed over the first and second semiconductor dice capture and form molten, filled polymer encapsulant around the semiconductor assembly, as known in the art.
  • a trim and form operation is performed to remove excess portions of the lead frame as well as dam bars and to separate the packages from a lead frame strip into individual dual semiconductor die assemblies and appropriately configure outer ends of the primary lead fingers.
  • the lead frame of the present invention may include a downset portion, wherein the lead fingers of the lead frame include one or more bends within the semiconductor package in order to adjust the point at which the lead fingers exit the package. Downsets may be employed to maintain consistent dimensions of the lead fingers external to the dielectric packaging so that standard TSOP handling equipment may be used.
  • a die paddle that is not interposed between the semiconductor dice may be used to position the first die for electrical bonding to a lead frame.
  • the centrally located bond pads of the first semiconductor die are attached to the lead frame via conductive elements that extend from each bond pad laterally outwardly and connect to the lead frame external to the lateral extent of the first semiconductor die. Stitch bonding may be employed in the case of bond wires, since the bond wires would extend over about half of the lateral extent of the first die.
  • the second die may be attached to the first die via epoxy or other attachment means, and the centrally located bond pads of the second die may be electrically connected to corresponding lead fingers of the lead frame by way of electrical connectors that extend to locations outside of the lateral extent of the second semiconductor die.
  • Another embodiment of the semiconductor device assembly according to the present invention includes die assemblies wherein the active surfaces of each die face away from each other.
  • a die paddle of a lead frame may be interposed between the semiconductor dice and an inner portion of each of the lead frame fingers may be formed in order to facilitate connection of both semiconductor dice to the same surface of the lead frame as well as allow for adjustment of lead lengths in order to substantially equalize electrical characteristics between individual electrical connection elements between a bond pad and the lead frame.
  • the active surfaces of both dice may be oriented so as to face one another.
  • a lead frame that interposes between the first semiconductor die and the second semiconductor die may be used.
  • electrical connections from the bond pads of the second semiconductor die to the lead frame are formed between the active surface of the second semiconductor die and the surface of the lead frame attached thereto. Therefore, it may be advantageous to form the electrical connection elements prior to attachment thereof to the second semiconductor die and, upon securing the second semiconductor die to the first semiconductor die and the lead frame, electrically connect the electrical connection elements to the lead frame.
  • FIG. 1 is a simplified cross-sectional view illustrating an embodiment of a packaged, dual, centrally bonded TSOP semiconductor die assembly according to the present invention that includes a leads-over-chip-(LOC-) type lead frame and two semiconductor devices with centrally located bond pads on opposite sides thereof;
  • LOC- leads-over-chip-
  • FIG. 2 is a simplified cross-sectional view illustrating a variation of the embodiment of a packaged, dual, centrally bonded TSOP semiconductor die assembly shown in FIG. 1 , with lead fingers that include downsets;
  • FIG. 3 is a simplified cross-sectional view illustrating an embodiment of a packaged, dual, centrally bonded TSOP semiconductor die assembly according to the present invention that includes a conventional lead frame with a die paddle and two semiconductor dice that are stacked onto the die paddle with active surfaces thereof, which include centrally located bond pads, facing in the same direction;
  • FIG. 4 is a simplified cross-sectional view illustrating an embodiment of a packaged, dual, centrally bonded TSOP semiconductor die assembly according to the present invention that includes a lead frame with a die paddle and lead fingers that are bent in such a way as to facilitate electrical connection to bond pads of two semiconductor dice that are secured to the die paddle and that include active surfaces that face in opposite directions;
  • FIG. 5 is a simplified cross-sectional view illustrating an embodiment of a packaged, dual, centrally bonded TSOP semiconductor die assembly according to the present invention that includes an LOC-type lead frame interposed between two semiconductor dice with active surfaces that face each other;
  • FIG. 6 is a simplified side view illustrating an embodiment of stitch bonding wire according to the present invention.
  • FIG. 7 is a simplified side view illustrating an embodiment of a wire bond between two bond pads utilizing stitch bonding according to the present invention.
  • FIG. 8 is a simplified top view illustrating an embodiment of a lead frame depicted in FIG. 4 .
  • the TSOP semiconductor assembly of the present invention increases integrated circuit density by providing a stacked dice configuration. Further, the present invention provides higher circuit density for first and second dice that include centrally located bond pads. Also, the present invention improves the rigidity of relatively long bond wires by way of stitch bonding. Finally, and without limitation, attachment of two semiconductor dice to a common lead frame facilitates manipulation of the assembly for attachment of the offset lead frame and electrical connection elements and reduces the potential for damage to the assembly.
  • TSOP semiconductor die package 2 contains a first semiconductor die 4 and a second semiconductor die 8 , which are each electrically connected to the same lead frame 14 .
  • Both first semiconductor die 4 and second semiconductor die 8 respectively include bond pads 9 , 11 that are positioned at or near the centers or centerlines of active surfaces thereof.
  • Lead frame 14 has a first surface 18 and a second surface 19 .
  • Second surface 19 of lead frame 14 may be plated to enhance bonding of electrical connection elements 6 , 12 to the lead frame 14 .
  • a nickel-gold alloy may be used to enhance bonding of electrical connection elements 6 , 12 to the surface of lead frame 14 .
  • Electrical connection elements 6 that extend from the substantially centrally located bond pads 9 of first semiconductor die 4 are attached to second surface 19 of lead frame 14 .
  • electrical connection elements 12 electrically connect the substantially centrally located bond pads 11 of second semiconductor die 8 to the same second surface 19 of lead frame 14 .
  • Electrical connection elements 6 , 12 used to attach the substantially centrally located bond pads 9 , 11 of each respective semiconductor die 4 , 8 to lead frame 14 may comprise bond wires, conductive TAB elements carried by a dielectric film, bonded leads, or other electrical connection structures, as known in the art.
  • TSOP semiconductor die package 2 may be assembled by affixing first semiconductor die 4 to first surface 18 of the lead frame 14 by way of an adhesive material, such as an epoxy or a pressure-sensitive, adhesive-coated tape 10 as depicted, or as otherwise known in the art.
  • Lead fingers 72 extend over an active surface 5 of first semiconductor die 4 to locations proximate corresponding bond pads 9 .
  • the substantially centrally located bond pads 9 of first semiconductor die 4 may be electrically connected to second surface 19 of corresponding lead fingers 72 at locations thereof which are proximate to bond pads 9 by way of electrical connection elements 6 positioned between bond pads 9 and their corresponding lead fingers 72 .
  • Electrical connection elements 6 of gold, aluminum or suitable alloys thereof may be secured into place between the lead fingers 72 of the lead frame 14 and substantially centrally located bond pads 9 on first semiconductor die 4 by any suitable technique.
  • wire bonding in the form of ultrasonic bonding, thermocompression bonding, or thermosonic bonding may be used to secure electrical connection elements 6 into place.
  • Epoxy 20 may be applied to second surface 19 of lead frame 14 , as well as around electrical connection elements 6 and over the exposed surface of first semiconductor die 4 , including substantially centrally located bond pads 9 thereon. Second semiconductor die 8 may then be placed onto the epoxy 20 , thus affixing second semiconductor die 8 to first semiconductor die 4 . Epoxy 20 may be at least partially uncured to facilitate adhesion of second semiconductor die 8 to first semiconductor die 4 . Following proper positioning of second semiconductor die 8 , either before or after bond pads 11 thereof are electrically connected to corresponding lead fingers 72 of lead frame 14 , epoxy 20 may be substantially cured, as known in the art (e.g., thermally, with a catalyst, by radiation of a particular type or of a particular wavelength, etc.). As shown in FIG.
  • first semiconductor die 4 and second semiconductor die 8 face in substantially the same direction.
  • Substantially centrally located bond pads 11 of second semiconductor die 8 may be electrically connected to lead frame 14 by way of electrical connection elements 12 that extend between bond pads 11 and regions of their corresponding lead fingers 72 that are laterally exposed beyond the outer periphery of second semiconductor die 8 .
  • Electrical connection elements 12 extend to lead frame 14 from the substantially centrally located bond pads 11 of second semiconductor die 8 laterally outward and around the lateral edge of second semiconductor die 8 , contacting and electrically connecting to second surface 19 of lead frame 14 .
  • FIG. 6 illustrates one embodiment for stitch bonding 50 where a bond wire 53 is configured with a plurality of bends 52 .
  • FIG. 7 illustrates a stitch bonded wire 50 where bond wire 53 initiates at bond pad 54 by way of bonding bump 56 and extends, configured with bends 52 , to lead finger 58 , wherein a side bond 60 attaches the bond wire 53 thereto.
  • bends 52 have been generally depicted as primarily vertical semicircular representations, the present invention is not to be so limited, as many other configurations are possible and contemplated by the present invention.
  • the present invention includes stitch bonding in the form of bends that are configured to be sinusoidal, triangular, square, rectangular, helical, tapered, or otherwise configured to increase the stiffness of the bond wire.
  • stitch bonding may be used to impart a bond wire with particular electrical characteristics. Since stitch bonding generally increases the overall length of the bond wire (as compared to a relatively straight bond wire that extends the same distance), an electrical characteristic of a bond wire may be modified.
  • stitch bonding configured as a coil or otherwise may affect an electrical characteristic as well. Specifically, a coiled bond wire and a substantially straight bond wire may exhibit differing inductance characteristics.
  • First semiconductor die 4 and second semiconductor die 8 may have, but are not limited to having, the same dimensions, the same type of circuitry, and the same configuration. However, each semiconductor die 4 , 8 is configured with substantially centrally located bond pads.
  • the embodiment shown in FIG. 1 utilizes epoxy 20 to attach second semiconductor die 8 to first semiconductor die 4 and lead frame 14 , other attachment mechanisms may be used.
  • second semiconductor die 8 may be attached to the lead frame 14 by way of adhesive tape.
  • a pillow of epoxy 20 may be preferred since electrical connection elements 6 may be encapsulated by epoxy 20 and protected therein and since epoxy 20 could have substantially the same coefficient of thermal expansion as a polymer encapsulant material for the entire assembly.
  • the present invention contemplates combinations of epoxy with adhesive tape, or other attachment means.
  • upper encapsulant thickness 17 is about 0.224 mm
  • first and second semiconductor dice 4 and 8 have thicknesses of about 0.2 mm each
  • the spacing between first and second semiconductor dice 4 and 8 is about 0.2 mm (and includes adhesive-coated tape 10 , which has a thickness of about 0.05 mm, lead frame 14 , which has a thickness of about 0.1 mm, and epoxy 20 )
  • lower encapsulant thickness 15 between electrical connection elements 12 and semiconductor die package 2 is about 0.185 mm.
  • semiconductor die package 2 has a total thickness of about one millimeter.
  • the assembly may be encapsulated for protection from physical damage and environmental contamination.
  • the encapsulation process used may be any suitable known encapsulation process and may comprise a transfer molding process, as known in the art. Typically, a transfer mold having a plurality of die cavities is placed surrounding the die assembly. The transfer molding process encapsulates the nonactive surface of first semiconductor die 4 as well as the active surface of second semiconductor die 8 , including substantially centrally located bond pads 11 , in an encapsulant package 16 .
  • the encapsulant may comprise, but is not limited to, a particulate-filled, thermosetting polymer, although pot molding compounds and processes and thermoplastic mold materials and injection molding processes may also be used, as may other encapsulation techniques that are known in the art.
  • the encapsulant depth may extend an adequate distance (e.g., 12 ⁇ m or more) beyond electrical connection elements 12 . If epoxy 20 that secures second semiconductor die 8 to first semiconductor die 4 has not been fully cured prior to encapsulation, epoxy 20 may be substantially cured as the encapsulant material is cured (e.g., by heat and/or pressure, etc.).
  • encapsulant package 16 may be marked on its outer surface by way of laser marking.
  • the laser marking may comprise engraved characters extending below the surface of the encapsulant. Therefore, the encapsulant thickness 15 , 17 should be adequate to accommodate such laser marking while providing the desired protective barrier between electrical connection elements 12 and the external environment.
  • the TSOP semiconductor die package 2 is substantially the same size as a typical single die TSOP.
  • the TSOP of the present invention may exhibit a cross-sectional thickness, from upper surface 30 to lower surface 32 of encapsulant package 16 , of about 0.99 mm.
  • each first semiconductor die 4 and second semiconductor die 8 may be back-ground by way of mechanical surface grinding or other known techniques to a thickness of about 0.2 mm.
  • the present invention increases integrated circuit density in the form of a TSOP semiconductor device assembly using semiconductor dice 4 and 8 with centrally located bond pads that are electrically bonded to the same surface of a single lead frame.
  • the present invention provides a TSOP semiconductor device assembly that may be produced and handled with existing equipment and used in existing electronic devices without requiring reconfiguration thereof.
  • heat dissipation away from the semiconductor dice may be enhanced by way of the lead frame 14 positioned between first semiconductor die 4 and second semiconductor die 8 .
  • FIG. 2 A second embodiment of a TSOP semiconductor die package 2 ′ of the present invention is shown in FIG. 2 , wherein the lead frame 14 ′ includes a vertical bend or downset 40 that adjusts the lead frame 14 ′ to adjust the position of the semiconductor die assembly within the dimensions of the encapsulant package 16 ′. More specifically, a conventional TSOP transfer mold for encapsulating the semiconductor die assembly may be used if a downset 40 is employed to maintain the conventional vertical position at which the lead frame 14 ′ exits the encapsulation package 16 ′ while accommodating the presence of two stacked semiconductor dice 4 and 8 .
  • the size 7 ′ of the downset 40 may be adjusted to vertically position the upper surface of a first semiconductor die 4 and the electrical connection elements 12 of a second semiconductor die 8 between the upper surface 30 ′ and the lower surface 32 ′ of encapsulant package 16 ′.
  • the upper encapsulant thickness 17 ′ and lower encapsulant thickness 15 ′ may be tailored depending on the marking requirements, or as otherwise desired.
  • the TSOP semiconductor die package 2 ′ may be assembled essentially as semiconductor die package 2 is assembled.
  • First semiconductor die 4 is first attached to first surface 18 of the lead frame 14 ′. Then, electrical connections between the lead fingers 72 ′ of the lead frame 14 ′ and substantially centrally located bond pads 9 on first semiconductor die 4 are established by way of electrical connection elements 6 .
  • Epoxy 20 may then be applied to locations of second surface 19 of lead frame 14 ′ adjacent to bond pads 9 , around electrical connection elements 6 , and over the exposed surface of first semiconductor die 4 , including the substantially centrally located bond pads 9 thereof.
  • Second semiconductor die 8 may be affixed to first semiconductor die 4 by positioning second semiconductor die 8 onto the at least partially uncured epoxy 20 , which may be cured, as known in the art (e.g., thermally, with a catalyst, by radiation of a particular type or wavelength, etc.), either before or after bond pads 11 of second semiconductor die 8 are electrically connected to corresponding lead fingers 72 ′ of lead frame 14 ′.
  • first and second semiconductor dice 4 and 8 are facing in substantially the same direction because both active surfaces of each first semiconductor die 4 , 8 are facing downward.
  • Alternative means to attach each die to each other as well as to the lead frame 14 ′ may be employed, such as adhesive-coated tape 10 or other attachment means known in the art.
  • Substantially centrally located bond pads 11 of second semiconductor die 8 may be electrically connected to second surface 19 of corresponding lead fingers 72 ′ of lead frame 14 ′ by way of electrical connection elements 12 .
  • electrical connection elements 12 Specific to bond wires, if employed as electrical connection elements 12 , stitch bonding may be utilized to stiffen or alter an electrical characteristic of the bond wires.
  • the assembly may be encapsulated, as described hereinabove. If epoxy 20 that secures second semiconductor die 8 to first semiconductor die 4 has not yet been fully cured, it may be cured as the encapsulant material is cured (e.g., by heat and/or pressure, etc.). However, assuming identical molds are used for both embodiments, the upper encapsulant thickness 17 ′ in semiconductor die package 2 ′ may be increased by way of downset 40 , as compared to the upper encapsulant thickness 17 of semiconductor die package 2 ( FIG. 1 ).
  • semiconductor die package 2 ′ may exhibit substantially the same size as a typical single die TSOP and, thus, may be produced and handled with existing equipment for use with TSOPs.
  • Encapsulant package 16 ′ may be marked on the outer surface by way of laser marking. Again, in order to avoid damaging the die assembly, the upper encapsulant thickness 17 ′ and/or lower encapsulant thickness 15 ′ should accommodate laser marking if laser marking is intended for that surface.
  • Semiconductor die package 2 ′′ includes a lead frame 14 ′′ that does not interpose between the first and second semiconductor dice 4 and 8 .
  • a die paddle 22 of lead frame 14 ′′ supports first semiconductor die 4 .
  • Semiconductor die package 2 ′′ includes two semiconductor dice 4 and 8 , each of which is electrically connected to a second surface 19 ′′ of the lead frame 14 ′′, which also has an opposite first surface 18 ′′.
  • Second surface 19 ′′ of lead frame 14 ′′ may be plated to enhance bonding of the electrical connection elements 6 ′′, 12 ′′ to the lead frame 14 ′′.
  • electrical connection elements 6 ′′ from the substantially centrally located bond pads 9 of first semiconductor die 4 extend outwardly and beyond the lateral extent of first semiconductor die 4 and are attached to second surface 19 ′′ of corresponding lead fingers 72 ′′ of lead frame 14 ′′, as is known in the art.
  • Second semiconductor die 8 is positioned over first semiconductor die 4 and electrical connection elements 6 ′′ that are secured to bond pads 9 thereof.
  • Electrical connection elements 12 ′′ extend laterally outwardly and beyond the lateral extent of second semiconductor die 8 from the substantially centrally located bond pads 11 thereof to second surface 19 ′′ of corresponding lead fingers 72 ′′ of lead frame 14 .
  • Electrical connection elements 6 ′′ and 12 ′′ may be tailored in order to substantially equalize an electrical characteristic between any desired electrical connection elements within TSOP semiconductor die package 2 ′′. More specifically, although FIG. 3 shows that electrical connection elements 12 ′′ may be attached to lead fingers 72 ′′ of the lead frame 14 ′′ at a more distant lateral position than electrical connection elements 6 ′′, alternatives are contemplated. For instance, electrical connection elements 6 ′′ may be attached at a more distant lateral position than electrical connection elements 12 ′′ in order to substantially equalize the lengths thereof and, thereby, substantially equalize their electrical characteristics.
  • semiconductor die package 2 ′′ may be assembled similarly to the aforementioned embodiments.
  • first semiconductor die 4 would first be attached to die paddle 22 by way of epoxy 24 , silver solder or another suitable attachment structure.
  • the lead fingers 72 ′′ of the lead frame 14 ′′ and corresponding, substantially centrally located bond pads 9 of first semiconductor die 4 may be electrically connected by positioning electrical connection elements 6 ′′ therebetween, as is known in the art.
  • electrical connection elements 6 ′′ are relatively long, if bond wires are used, stitch bonding may be utilized.
  • substantially centrally located bond pads 9 of first semiconductor die 4 may be attached to second surface 19 ′′ of lead fingers 72 ′′ by way of TAB elements or other connection means.
  • Epoxy 20 may then be applied to second surface 19 ′′ of lead frame 14 ′′, around electrical connection elements 6 ′′, and over the exposed surface of first semiconductor die 4 , including substantially centrally located bond pads 9 thereof.
  • Second semiconductor die 8 may be affixed to first semiconductor die 4 by positioning second semiconductor die 8 onto the at least partially uncured epoxy 20 , or by other attachment means known in the art. As in the aforementioned embodiments, both semiconductor dice 4 and 8 face in substantially the same direction.
  • Bond pads 11 of second semiconductor die 8 may then be electrically connected to the second surface 19 ′′ of corresponding lead fingers 72 ′′ of lead frame 14 ′′ by way of electrical connection elements 12 ′′ therebetween.
  • Bond wires, TAB elements, or other attachment means as known in the art may be utilized to form electrical connection elements 12 ′′.
  • stitch bonding may be desired for relatively long bond wires that may be formed between second semiconductor die 8 and lead fingers 72 ′′.
  • the assembly may be encapsulated, as described hereinabove. As shown in FIG. 3 , the encapsulation process covers the active surface of second semiconductor die 8 , a portion of electrical connection elements 6 ′′ and electrical connection elements 12 ′′.
  • semiconductor die package 2 ′′ may be substantially the same size as a typical single die TSOP assembly and, thus, may be produced and handled with existing equipment for use with TSOPs.
  • encapsulant package 16 ′′ may be marked on its outer surface by way of laser marking.
  • the upper encapsulant thickness 17 ′′ (see FIG. 3 ) and/or lower encapsulant thickness 15 ′′ should be sufficient to accommodate such laser marking if laser marking is intended for the corresponding surface 30 , 32 .
  • FIG. 4 shows a semiconductor die package 2 ′′′ of the present invention in a fourth embodiment utilizing a lead frame 14 ′′′ wherein semiconductor dice 4 and 8 are oriented with their active surfaces facing opposite directions, with semiconductor dice 4 and 8 positioned back-to-back.
  • second surface 19 ′′′ of lead frame 14 ′′′ may be plated to enhance bonding of electrical connection elements 6 ′′′ and 12 ′′′ to the lead frame 14 ′′′.
  • Electrical connection elements 6 ′′′ from the substantially centrally located bond pads 9 of first semiconductor die 4 extend outwardly and beyond the lateral extent of first semiconductor die 4 and are attached to second surface 19 ′′′ of corresponding lead fingers 72 ′′′ of lead frame 14 ′′′, as is known in the art.
  • electrical connection elements 12 ′′′ extend laterally outwardly and beyond the lateral extent of second semiconductor die 8 from the substantially centrally located bond pads 11 to electrically connect the second semiconductor die 8 to second surface 19 ′′′ of corresponding lead fingers 72 ′′′ of lead frame 14 ′′′.
  • semiconductor die package 2 ′′′ may be assembled similarly to the aforementioned embodiments.
  • first semiconductor die 4 is positioned on die paddle 74 of the lead frame 14 ′′′.
  • Lead fingers 72 ′′′ of lead frame 14 ′′′ are connected to the outer periphery 76 of lead frame 14 ′′′.
  • die paddle 74 is connected to the outer periphery 76 by way of die paddle struts 75 .
  • a top view of lead frame 14 ′′′ is shown in FIG. 8 , prior to die assembly. Further, prior to die assembly, a second surface 19 ′′′ of the lead frame 14 ′′′ may be plated to enhance bonding characteristics thereto.
  • lead fingers 72 ′′′ are bent in order to facilitate the formation or positioning of electrical connection elements 6 ′′′, 12 ′′′ between bond pads 9 , 11 of semiconductor dice 4 and 8 , respectively, and second surface 19 ′′′ of lead fingers 72 ′′′ of lead frame 14 ′′′, as shown in the cross-sectional view of FIG. 4 .
  • the package will be trimmed from the outer periphery 76 (see FIG. 8 ) to form individual fingers associated with respective, substantially centrally located bond pads of each semiconductor die 4 , 8 .
  • First semiconductor die 4 may be affixed to die paddle 74 (see FIG. 8 ) by way of adhesive-coated tape 10 , epoxy, or other means known in the art.
  • lead fingers 72 ′′′ of the lead frame 14 ′′′ and substantially centrally located bond pads 9 of first semiconductor die 4 are electrically connected by way of electrical connection elements 6 ′′′.
  • Electrical connection elements 6 ′′′ from the substantially centrally located bond pads 9 of first semiconductor die 4 extend outwardly and beyond the lateral extent of first semiconductor die 4 and may be attached to second surface 19 ′′′ of lead frame 14 ′′′, as is known in the art. Further, if electrical connection elements 6 ′′′ comprise bond wires, stitch bonding may be utilized. Alternatively, substantially centrally located bond pads 9 of first semiconductor die 4 may be attached to second surface 19 ′′′ of lead frame 14 ′′′ by way of TAB connections or other connection means.
  • Epoxy 20 may then be applied to the opposite surface of die paddle 74 , which surface does not have first semiconductor die 4 affixed thereto, as well as to the remaining exposed back surface of first semiconductor die 4 .
  • Second semiconductor die 8 may be secured to first semiconductor die 4 and to die paddle 74 by positioning second semiconductor die 8 onto at least partially uncured epoxy 20 , or by other attachment means known in the art.
  • the bent shapes of lead fingers 72 ′′′ (as shown in FIG. 4 ), which orient portions of second surface 19 ′′′ thereof in the same directions as those in which the active surfaces of adjacent semiconductor devices 4 and 8 are oriented, facilitate the attachment of electrical connection elements 6 ′′′ and electrical connection elements 12 ′′′ to the same second surface 19 ′′′ of the lead frame 14 ′′′.
  • Second surface 19 ′′′ may likewise be twisted, formed, or otherwise distorted in any other suitable manner to facilitate the attachment of electrical connection elements thereto from semiconductor dice that are arranged in back-to-back relation or any other fashion.
  • the lead frame 14 ′′′ includes a plated second surface 19 ′′′ to enhance electrical connection attachment thereto, only one second surface 19 ′′′ need be plated, thus reducing processing costs and complexity.
  • connection elements 6 ′′′ and 12 ′′′ may be tailored to substantially equalize electrical characteristics therebetween.
  • the lateral connection position to the lead frame 14 ′′′ may be tailored in this embodiment such that electrical connection elements 6 ′′′ and 12 ′′′ may have substantially the same lengths, providing them with substantially equalized electrical characteristics.
  • Stitch bonding may also be used to tailor an electrical characteristic of bond wires.
  • the bond wire path may be tailored to selectively modify an electrical characteristic thereof. Length may be tailored, or specific geometric features of the bond wire path may be created, such as coils.
  • the assembly may be encapsulated, as described hereinabove.
  • the active surface of first semiconductor die 4 and the active surface of second semiconductor die 8 and electrical connection elements 6 ′′′ and 12 ′′′ may be contained within encapsulant package 16 ′′′.
  • Encapsulation provides a semiconductor die package 2 ′′′ that may be substantially the same size as a typical single die TSOP and, therefore, may be manufactured and handled using existing equipment. Further, encapsulant package 16 ′′′ may be marked on its outer surface 30 ′′′, 32 ′′′ by way of laser marking. In order to avoid damaging the die assembly, the upper encapsulant thickness 5 ′′′ between electrical connection elements 6 ′′′ and the upper surface 30 ′′′ of encapsulant package 16 ′′′ should be sufficient to accommodate such laser marking. Likewise, lower encapsulant thickness 15 ′′′ may be adequate to protect the die assembly and to accommodate any laser marking if laser marking is intended for that surface.
  • FIG. 5 still another embodiment of semiconductor die package 2 ′′′′ of the present invention is shown, wherein a first semiconductor die 4 and a second semiconductor die 8 are oriented such that the active surfaces of the dice are facing one another.
  • Electrical connection elements 82 from the substantially centrally located bond pads 9 of first semiconductor die 4 extend laterally and are attached to second surface 19 ′′′′ of lead frame 14 ′′′′, as is known in the art.
  • electrical connection elements 84 extend from substantially centrally located bond pads 11 of second semiconductor die 8 laterally outwardly and beyond the lateral extent of second semiconductor die 8 and are attached to the same second surface 19 ′′′′ of lead frame 14 ′′′′, as is known in the art.
  • Semiconductor die package 2 ′′′′ may be assembled as follows. First semiconductor die 4 may be affixed to lead frame 14 ′′′′ by way of adhesive-coated tape 10 , epoxy, or other affixation means known in the art. Electrical connection elements 82 extend between substantially centrally located bond pads 9 of first semiconductor die 4 and corresponding leads 72 ′′′′ of lead frame 14 ′′′′ and provide electrical paths therebetween. As mentioned hereinabove, electrical connection elements 82 from the substantially centrally located bond pads 9 of first semiconductor die 4 are attached to lead frame 14 ′′′′. However, in this embodiment, electrical connection elements 84 may be TAB-type connections, or other electrical connections that may be formed and connected to the plurality of substantially centrally located bond pads 11 while remaining unconnected to the lead frame 14 ′′′′.
  • second semiconductor die 8 may be secured to the lead frame 14 ′′′′ and/or first semiconductor die 4 , as desired.
  • FIG. 5 shows epoxy 20 may be used to affix second semiconductor die 8 to both the lead frame 14 ′′′′ and the exposed surface of first semiconductor die 4 .
  • epoxy 20 may encapsulate electrical connection elements 82 and substantially centrally located bond pads 9 of first semiconductor die 4 .
  • the laterally distal ends 80 of electrical connection elements 84 may be attached to second surface 19 ′′′′ of the lead frame 14 ′′′′, which may be plated to enhance bonding of the electrical connection elements 84 to the lead frame 14 ′′′′ at a lateral position that is external to the lateral extent of the epoxy 20 , or other adhesive means used. Therefore, the attachment sites may not necessarily extend beyond the lateral extent of either first semiconductor die 4 or second semiconductor die 8 . However, FIG. 5 shows an embodiment where the external connection sites to lead frame 14 ′′′′ are formed beyond the lateral extent of second semiconductor die 8 at the laterally distal ends 80 of electrical connection elements 84 .
  • the lead frame 14 ′′′′ may be positioned between first semiconductor die 4 and second semiconductor die 8 , heat dissipation away from the semiconductor dice may be enhanced. Also, the present embodiment facilitates substantial equalization of an electrical characteristic of electrical connection elements 82 and 84 . As an example, the electrical connection elements 82 and 84 may be tailored to substantially the same overall length, thus substantially equalizing the electrical characteristics thereof. More specifically, the lateral connection position to the lead frame 14 ′′′′ of each set of electrical connection elements may be tailored in this embodiment to provide a substantially equalized electrical characteristic by way of equalizing the length of individual electrical connection elements.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

A semiconductor device includes two or more semiconductor devices with bond pads that are electrically connected to the same, single surface of a plurality of leads. The two or more devices may include substantially centrally located bond pads or substantially identically arranged bond pads.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application is a divisional of application Ser. No. 10/093,332, filed Mar. 7, 2002, now U.S. Pat. No. 6,955,941, issued Oct. 18, 2005.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to semiconductor die assemblies that employ multiple semiconductor dice. More specifically, the present invention relates to methods and apparatus for increasing integrated circuit density by employing a plurality of semiconductor dice in semiconductor assemblies utilizing single lead frames.
2. State of the Art
High performance, low cost, increased miniaturization of components, and greater packaging density of integrated circuits have long been the goals of the computer industry. Greater integrated circuit density, for a given level of active component and internal conductor density, is conventionally limited by the space available within a packaging envelope and by the surface area, or “real estate,” available on a carrier substrate such as a printed circuit board.
In addition, simplicity and reduced processing of semiconductor die assemblies are preferable. For instance, reduction of parts and processing steps reduces the cost of semiconductor components. More specifically, it is preferable to plate one side of a package lead frame because plating more than one side adds cost and processing time to lead frame production. In addition, processing complexities may preclude plating the entire lead frame.
For conventional lead frame-mounted semiconductor dice, space limitations are a result of the basic design. Conventional lead frame design inherently limits potential single-die package density because the die-attach paddle of the lead frame is usually as large as or larger than the die residing on the paddle. The larger the die, the less space (relative to size of the die) that remains around the periphery of the die-attach paddle for bond pads for wire bonding. Furthermore, the inner lead finger ends on a lead frame may provide anchor points for the leads when the leads and the die are encapsulated, as with a filled polymer by transfer molding. These anchor points may be embodied as flanges or bends or kinks in the lead finger. As the sizes of packages approach the sizes of their dice therein, there is a corresponding reduction in the available encapsulant material depth along the sides of a package for the lead fingers to anchor to the encapsulant material and for the encapsulant material to provide a robust seal about and between the lead fingers. As a consequence of this reduction of the amount of encapsulant material into which the lead fingers may be encapsulated, anchored, and sealed, the encapsulant material may crack and destroy the package integrity, substantially increasing the probability of premature device failure, as the lead fingers (after encapsulation) are subjected to the normal stresses of trimming, forming and assembly with a carrier substrate, such as a printed circuit board.
One method of increasing integrated circuit density is to stack a plurality of dice vertically. U.S. Pat. No. 5,012,323 to Farnworth teaches combining a pair of dice mounted on opposing sides of a lead frame. An upper die is back-bonded to the upper surface of the leads of the lead frame via a first adhesively coated, insulated film layer. The lower die is face-bonded to the lower lead frame die-bonding region via a second, adhesively coated, insulative, film layer. The wire-bonding pads on both the upper die and lower die are interconnected with the ends of their associated lead extensions with gold or aluminum bond wires. The lower die is slightly larger than the upper die so that the lower die bond pads are accessible from above through an aperture in the lead frame such that wire bonds can be made from these bond pads to lead extensions. However, this arrangement has a major disadvantage from a production standpoint, since differently sized dice are required. Moreover, the lead frame design employed by Farnworth is directed toward peripherally located bond pads and includes a rather complex lead frame configuration, which may not be amenable to use in standard thin small outline packages (TSOPs).
U.S. Pat. No. 5,291,061 to Ball teaches a multiple stacked die device that contains up to four dice and which does not exceed the height of then-current single die packages. The low profile of the device is achieved by close-tolerance stacking which is made possible by a low-loop-profile wire bonding operation and thin-adhesive layers between the dice of the stack. However, although Ball secures all of the dice to a single lead frame, the bond pads of each die employed are peripherally located.
U.S. Pat. No. 5,804,874 to An et al. discloses the stacking of two or more identical leads-over-chip (“LOC”) configured semiconductor dice facing in the same direction. A lower die is adhered by its active surface to leads of a lower lead frame and wire bonded in LOC fashion, after which the active surface of at least one other die is adhered to leads of an upper lead frame in LOC fashion, then adhesively back bonded to the upper surface of the lower lead frame. The leads of the upper lead frame are electrically connected to those of the lower lead frame by thermocompression bonding. The An device, while providing increased circuit density, requires at least two differently configured LOC lead frames and that bond pads of both dice be wire bonded to their corresponding leads before the at least two dice are secured together. Moreover, the asymmetrical die arrangement and coverage of the wire bonds of the lower die by the upper die may induce an irregular flow front of filled polymer encapsulant material as the assembly is encapsulated by transfer molding, resulting in incomplete encapsulation without voids and increased probability of bond wire sweep and consequent shorting.
U.S. Pat. No. 6,252,299 to Masuda et al. discloses an LOC-type semiconductor package wherein an upper die and a lower die, each with centrally located bond pads, are electrically connected to separate lead fingers of respective lead frames. In addition, the upper and lower dice are configured such that the circuit-bearing surfaces of each die are opposed to each other. Therefore, the Masuda invention employs multiple lead frames, which must be electrically isolated from one another, potentially increasing the thickness of the resulting package to an undesirable level.
U.S. Pat. No. 6,087,718, issued to Cho discloses a stacked-type semiconductor package wherein an upper die with peripherally located bond pads and a lower die with centrally located bond pads are electrically connected to a single lead frame. However, the use of differently configured semiconductor dice in Cho may be somewhat undesirable.
Thus, it would be advantageous to develop a technique and device for increasing integrated circuit density in the form of a TSOP-style semiconductor device assembly utilizing semiconductor dice with centrally located bond pads that are electrically bonded to the same surface of a single lead frame.
SUMMARY OF THE INVENTION
The present invention relates to methods and apparatus for increasing the integrated circuit density of a thin small outline package (“TSOP”) and, in particular, to TSOP semiconductor die packages that include two semiconductor dice with centrally located bond pads in a stacked arrangement and that are electrically connected to a single, plated side of a common lead frame.
Substantially centrally located bond pad arrangements include, but are not limited to, bond pad arrangements wherein the bond pads are arranged in one or two straight lines, usually substantially aligned with and located near a lateral centerline of the semiconductor die. However, centrally located bond pad arrangements may also include so-called “I patterns” or other arrangements in which a substantial number of bond pads are located near or along the center or a lateral centerline of the semiconductor die.
In one embodiment, the present invention may include stacking a first die on a second die with a lead frame therebetween so that the active surfaces of the first and second dice are facing in substantially the same direction. The first die may be attached to the lead frame via adhesive-coated tape. Also, the lead frame lead fingers may be electrically connected to centrally located bond pads of the die at the inner lateral ends of the lead frame, as known in the art, such as by wire bonding or tape automated bonding (“TAB”) processes. Further, a second die may be attached to the die assembly by dispersing epoxy over the lead frame surface, exposed active surface of the first die, and the aforementioned first electrical connections. The centrally located bond pads of the second die may electrically communicate with corresponding lead fingers of the lead frame by electrical connections that extend from the bond pad area of the second die, over the periphery of the second die to the lead frame surface (at least partially around the lateral surface of the second die) to which they are attached. As mentioned hereinabove, TAB bonding and wire bonding are examples of processes that may be utilized to electrically connect the bond pads of the second die to corresponding lead fingers of the lead frame.
Specifically concerning wire bonding, stitch bonding may be used to add rigidity to relatively long bond wires. Stitch bonding includes forming a series of bends in the bond wires to add rigidity to the wires. Thus, stitch bonding is employed in order to facilitate bonding operations, as well as decrease deflection during subsequent processes, such as encapsulation. Since bond wires that connect the second die to the lead frame in this embodiment extend substantially over a portion of the lateral extent of the second die, stitch bonding may be employed in the formation of longer bond wires to increase the rigidity thereof. Alternatively, stitch bonding may be implemented in order to tailor electrical characteristics of a bond wire. Particular electrical qualities related to length or the geometrical configuration of the bond wire may be implemented. More specifically, stitch bonding may alter the overall bond wire length, thereby affecting an electrical characteristic of the bond wire. Alternatively, a coil or other geometrical configuration may be employed in order to affect art electrical characteristic of the bond wire.
A TSOP semiconductor die assembly of the present invention may further include a dielectric packaging envelope that encapsulates the lead frame, as well as the first and second dice, with the primary lead fingers extending beyond the envelope. The packaging may be accomplished by way of a transfer molding process wherein mold cavities placed over the first and second semiconductor dice capture and form molten, filled polymer encapsulant around the semiconductor assembly, as known in the art. Following encapsulation, a trim and form operation is performed to remove excess portions of the lead frame as well as dam bars and to separate the packages from a lead frame strip into individual dual semiconductor die assemblies and appropriately configure outer ends of the primary lead fingers.
As a further consideration, the lead frame of the present invention may include a downset portion, wherein the lead fingers of the lead frame include one or more bends within the semiconductor package in order to adjust the point at which the lead fingers exit the package. Downsets may be employed to maintain consistent dimensions of the lead fingers external to the dielectric packaging so that standard TSOP handling equipment may be used.
In another embodiment, a die paddle that is not interposed between the semiconductor dice may be used to position the first die for electrical bonding to a lead frame. In this embodiment, the centrally located bond pads of the first semiconductor die are attached to the lead frame via conductive elements that extend from each bond pad laterally outwardly and connect to the lead frame external to the lateral extent of the first semiconductor die. Stitch bonding may be employed in the case of bond wires, since the bond wires would extend over about half of the lateral extent of the first die. The second die may be attached to the first die via epoxy or other attachment means, and the centrally located bond pads of the second die may be electrically connected to corresponding lead fingers of the lead frame by way of electrical connectors that extend to locations outside of the lateral extent of the second semiconductor die. Similar to the relatively long electrical connections of the first semiconductor die, if bond wires are used to connect the second semiconductor die to the lead frame, stitch bonding may be utilized. Alternatively, semiconductor dice with peripheral bond pad arrangements may be used with such a lead frame. As all of the electrical connections have substantially the same lengths, the electrical characteristics of the electrical connections, including the impedance thereof, may be substantially material.
Another embodiment of the semiconductor device assembly according to the present invention includes die assemblies wherein the active surfaces of each die face away from each other. A die paddle of a lead frame may be interposed between the semiconductor dice and an inner portion of each of the lead frame fingers may be formed in order to facilitate connection of both semiconductor dice to the same surface of the lead frame as well as allow for adjustment of lead lengths in order to substantially equalize electrical characteristics between individual electrical connection elements between a bond pad and the lead frame.
In an additional embodiment, the active surfaces of both dice may be oriented so as to face one another. A lead frame that interposes between the first semiconductor die and the second semiconductor die may be used. Unique to this embodiment, electrical connections from the bond pads of the second semiconductor die to the lead frame are formed between the active surface of the second semiconductor die and the surface of the lead frame attached thereto. Therefore, it may be advantageous to form the electrical connection elements prior to attachment thereof to the second semiconductor die and, upon securing the second semiconductor die to the first semiconductor die and the lead frame, electrically connect the electrical connection elements to the lead frame.
Other features and advantages of the present invention will become apparent to those of ordinary skill in the art through consideration of the ensuing description, the accompanying drawings, and the appended claims.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
In the drawings, which illustrate what are currently considered to be best modes for carrying out the invention:
FIG. 1 is a simplified cross-sectional view illustrating an embodiment of a packaged, dual, centrally bonded TSOP semiconductor die assembly according to the present invention that includes a leads-over-chip-(LOC-) type lead frame and two semiconductor devices with centrally located bond pads on opposite sides thereof;
FIG. 2 is a simplified cross-sectional view illustrating a variation of the embodiment of a packaged, dual, centrally bonded TSOP semiconductor die assembly shown in FIG. 1, with lead fingers that include downsets;
FIG. 3 is a simplified cross-sectional view illustrating an embodiment of a packaged, dual, centrally bonded TSOP semiconductor die assembly according to the present invention that includes a conventional lead frame with a die paddle and two semiconductor dice that are stacked onto the die paddle with active surfaces thereof, which include centrally located bond pads, facing in the same direction;
FIG. 4 is a simplified cross-sectional view illustrating an embodiment of a packaged, dual, centrally bonded TSOP semiconductor die assembly according to the present invention that includes a lead frame with a die paddle and lead fingers that are bent in such a way as to facilitate electrical connection to bond pads of two semiconductor dice that are secured to the die paddle and that include active surfaces that face in opposite directions;
FIG. 5 is a simplified cross-sectional view illustrating an embodiment of a packaged, dual, centrally bonded TSOP semiconductor die assembly according to the present invention that includes an LOC-type lead frame interposed between two semiconductor dice with active surfaces that face each other;
FIG. 6 is a simplified side view illustrating an embodiment of stitch bonding wire according to the present invention;
FIG. 7 is a simplified side view illustrating an embodiment of a wire bond between two bond pads utilizing stitch bonding according to the present invention; and
FIG. 8 is a simplified top view illustrating an embodiment of a lead frame depicted in FIG. 4.
 DETAILED DESCRIPTION OF THE INVENTION
The TSOP semiconductor assembly of the present invention increases integrated circuit density by providing a stacked dice configuration. Further, the present invention provides higher circuit density for first and second dice that include centrally located bond pads. Also, the present invention improves the rigidity of relatively long bond wires by way of stitch bonding. Finally, and without limitation, attachment of two semiconductor dice to a common lead frame facilitates manipulation of the assembly for attachment of the offset lead frame and electrical connection elements and reduces the potential for damage to the assembly.
Exemplary embodiments of the present invention will be hereinafter described with reference to the accompanying drawings. It should be understood that the illustrations are not meant to be actual views of any particular apparatus and/or method, but are merely idealized representations which are employed to more clearly and fully depict the present invention than would otherwise be possible. Additionally, elements and features common between the figures retain the same numerical designation.
As shown in FIG. 1, TSOP semiconductor die package 2 contains a first semiconductor die 4 and a second semiconductor die 8, which are each electrically connected to the same lead frame 14.
Both first semiconductor die 4 and second semiconductor die 8 respectively include bond pads 9, 11 that are positioned at or near the centers or centerlines of active surfaces thereof. Lead frame 14 has a first surface 18 and a second surface 19.
Second surface 19 of lead frame 14 may be plated to enhance bonding of electrical connection elements 6, 12 to the lead frame 14. For instance, a nickel-gold alloy may be used to enhance bonding of electrical connection elements 6,12 to the surface of lead frame 14. Electrical connection elements 6 that extend from the substantially centrally located bond pads 9 of first semiconductor die 4 are attached to second surface 19 of lead frame 14. Likewise, electrical connection elements 12 electrically connect the substantially centrally located bond pads 11 of second semiconductor die 8 to the same second surface 19 of lead frame 14. Electrical connection elements 6, 12 used to attach the substantially centrally located bond pads 9,11 of each respective semiconductor die 4, 8 to lead frame 14 may comprise bond wires, conductive TAB elements carried by a dielectric film, bonded leads, or other electrical connection structures, as known in the art.
Referring to FIG. 1, TSOP semiconductor die package 2 may be assembled by affixing first semiconductor die 4 to first surface 18 of the lead frame 14 by way of an adhesive material, such as an epoxy or a pressure-sensitive, adhesive-coated tape 10 as depicted, or as otherwise known in the art. Lead fingers 72 extend over an active surface 5 of first semiconductor die 4 to locations proximate corresponding bond pads 9. The substantially centrally located bond pads 9 of first semiconductor die 4 may be electrically connected to second surface 19 of corresponding lead fingers 72 at locations thereof which are proximate to bond pads 9 by way of electrical connection elements 6 positioned between bond pads 9 and their corresponding lead fingers 72. Electrical connection elements 6 of gold, aluminum or suitable alloys thereof may be secured into place between the lead fingers 72 of the lead frame 14 and substantially centrally located bond pads 9 on first semiconductor die 4 by any suitable technique. For example, wire bonding in the form of ultrasonic bonding, thermocompression bonding, or thermosonic bonding may be used to secure electrical connection elements 6 into place.
Epoxy 20 may be applied to second surface 19 of lead frame 14, as well as around electrical connection elements 6 and over the exposed surface of first semiconductor die 4, including substantially centrally located bond pads 9 thereon. Second semiconductor die 8 may then be placed onto the epoxy 20, thus affixing second semiconductor die 8 to first semiconductor die 4. Epoxy 20 may be at least partially uncured to facilitate adhesion of second semiconductor die 8 to first semiconductor die 4. Following proper positioning of second semiconductor die 8, either before or after bond pads 11 thereof are electrically connected to corresponding lead fingers 72 of lead frame 14, epoxy 20 may be substantially cured, as known in the art (e.g., thermally, with a catalyst, by radiation of a particular type or of a particular wavelength, etc.). As shown in FIG. 1, first semiconductor die 4 and second semiconductor die 8 face in substantially the same direction. Substantially centrally located bond pads 11 of second semiconductor die 8 may be electrically connected to lead frame 14 by way of electrical connection elements 12 that extend between bond pads 11 and regions of their corresponding lead fingers 72 that are laterally exposed beyond the outer periphery of second semiconductor die 8. Electrical connection elements 12 extend to lead frame 14 from the substantially centrally located bond pads 11 of second semiconductor die 8 laterally outward and around the lateral edge of second semiconductor die 8, contacting and electrically connecting to second surface 19 of lead frame 14.
If electrical connection elements 12 comprise bond wires, it may be desirable to stiffen the bond wires by way of stitch bonding the electrical connection elements 12 that are relatively long. Stitch bonded bond wires include a series of bends to increase the stiffness of the bond wires. FIG. 6 illustrates one embodiment for stitch bonding 50 where a bond wire 53 is configured with a plurality of bends 52. FIG. 7 illustrates a stitch bonded wire 50 where bond wire 53 initiates at bond pad 54 by way of bonding bump 56 and extends, configured with bends 52, to lead finger 58, wherein a side bond 60 attaches the bond wire 53 thereto. Although bends 52 have been generally depicted as primarily vertical semicircular representations, the present invention is not to be so limited, as many other configurations are possible and contemplated by the present invention. For instance, it is contemplated that the present invention includes stitch bonding in the form of bends that are configured to be sinusoidal, triangular, square, rectangular, helical, tapered, or otherwise configured to increase the stiffness of the bond wire. Further, stitch bonding may be used to impart a bond wire with particular electrical characteristics. Since stitch bonding generally increases the overall length of the bond wire (as compared to a relatively straight bond wire that extends the same distance), an electrical characteristic of a bond wire may be modified. In addition, stitch bonding configured as a coil or otherwise may affect an electrical characteristic as well. Specifically, a coiled bond wire and a substantially straight bond wire may exhibit differing inductance characteristics.
First semiconductor die 4 and second semiconductor die 8 may have, but are not limited to having, the same dimensions, the same type of circuitry, and the same configuration. However, each semiconductor die 4, 8 is configured with substantially centrally located bond pads. In addition, although the embodiment shown in FIG. 1 utilizes epoxy 20 to attach second semiconductor die 8 to first semiconductor die 4 and lead frame 14, other attachment mechanisms may be used. For instance, second semiconductor die 8 may be attached to the lead frame 14 by way of adhesive tape. However, a pillow of epoxy 20 may be preferred since electrical connection elements 6 may be encapsulated by epoxy 20 and protected therein and since epoxy 20 could have substantially the same coefficient of thermal expansion as a polymer encapsulant material for the entire assembly. Further, the present invention contemplates combinations of epoxy with adhesive tape, or other attachment means.
In the exemplary semiconductor die package 2 illustrated in FIG. 1, from top to bottom thereof, upper encapsulant thickness 17 is about 0.224 mm, first and second semiconductor dice 4 and 8 have thicknesses of about 0.2 mm each, the spacing between first and second semiconductor dice 4 and 8 is about 0.2 mm (and includes adhesive-coated tape 10, which has a thickness of about 0.05 mm, lead frame 14, which has a thickness of about 0.1 mm, and epoxy 20), and lower encapsulant thickness 15 between electrical connection elements 12 and semiconductor die package 2 is about 0.185 mm. Accordingly, semiconductor die package 2 has a total thickness of about one millimeter.
Upon fabrication of the previously described assembly of lead frame 14 with attached first and second semiconductor dice 4 and 8, the assembly may be encapsulated for protection from physical damage and environmental contamination. The encapsulation process used may be any suitable known encapsulation process and may comprise a transfer molding process, as known in the art. Typically, a transfer mold having a plurality of die cavities is placed surrounding the die assembly. The transfer molding process encapsulates the nonactive surface of first semiconductor die 4 as well as the active surface of second semiconductor die 8, including substantially centrally located bond pads 11, in an encapsulant package 16. The encapsulant may comprise, but is not limited to, a particulate-filled, thermosetting polymer, although pot molding compounds and processes and thermoplastic mold materials and injection molding processes may also be used, as may other encapsulation techniques that are known in the art. In order to avoid damaging the die assembly, the encapsulant depth may extend an adequate distance (e.g., 12 μm or more) beyond electrical connection elements 12. If epoxy 20 that secures second semiconductor die 8 to first semiconductor die 4 has not been fully cured prior to encapsulation, epoxy 20 may be substantially cured as the encapsulant material is cured (e.g., by heat and/or pressure, etc.).
In addition, encapsulant package 16 may be marked on its outer surface by way of laser marking. In such a case, the laser marking may comprise engraved characters extending below the surface of the encapsulant. Therefore, the encapsulant thickness 15, 17 should be adequate to accommodate such laser marking while providing the desired protective barrier between electrical connection elements 12 and the external environment.
Significantly, the TSOP semiconductor die package 2 is substantially the same size as a typical single die TSOP. For example, the TSOP of the present invention may exhibit a cross-sectional thickness, from upper surface 30 to lower surface 32 of encapsulant package 16, of about 0.99 mm. In order to achieve this package size, each first semiconductor die 4 and second semiconductor die 8 may be back-ground by way of mechanical surface grinding or other known techniques to a thickness of about 0.2 mm. Thus, the present invention increases integrated circuit density in the form of a TSOP semiconductor device assembly using semiconductor dice 4 and 8 with centrally located bond pads that are electrically bonded to the same surface of a single lead frame. Further, the present invention provides a TSOP semiconductor device assembly that may be produced and handled with existing equipment and used in existing electronic devices without requiring reconfiguration thereof. As an additional advantage, heat dissipation away from the semiconductor dice may be enhanced by way of the lead frame 14 positioned between first semiconductor die 4 and second semiconductor die 8.
A second embodiment of a TSOP semiconductor die package 2′ of the present invention is shown in FIG. 2, wherein the lead frame 14′ includes a vertical bend or downset 40 that adjusts the lead frame 14′ to adjust the position of the semiconductor die assembly within the dimensions of the encapsulant package 16′. More specifically, a conventional TSOP transfer mold for encapsulating the semiconductor die assembly may be used if a downset 40 is employed to maintain the conventional vertical position at which the lead frame 14′ exits the encapsulation package 16′ while accommodating the presence of two stacked semiconductor dice 4 and 8. The size 7′ of the downset 40 may be adjusted to vertically position the upper surface of a first semiconductor die 4 and the electrical connection elements 12 of a second semiconductor die 8 between the upper surface 30′ and the lower surface 32′ of encapsulant package 16′. For instance, as discussed hereinabove, the upper encapsulant thickness 17′ and lower encapsulant thickness 15′ may be tailored depending on the marking requirements, or as otherwise desired.
As shown in FIG. 2, the TSOP semiconductor die package 2′ may be assembled essentially as semiconductor die package 2 is assembled. First semiconductor die 4 is first attached to first surface 18 of the lead frame 14′. Then, electrical connections between the lead fingers 72′ of the lead frame 14′ and substantially centrally located bond pads 9 on first semiconductor die 4 are established by way of electrical connection elements 6.
Epoxy 20 may then be applied to locations of second surface 19 of lead frame 14′ adjacent to bond pads 9, around electrical connection elements 6, and over the exposed surface of first semiconductor die 4, including the substantially centrally located bond pads 9 thereof. Second semiconductor die 8 may be affixed to first semiconductor die 4 by positioning second semiconductor die 8 onto the at least partially uncured epoxy 20, which may be cured, as known in the art (e.g., thermally, with a catalyst, by radiation of a particular type or wavelength, etc.), either before or after bond pads 11 of second semiconductor die 8 are electrically connected to corresponding lead fingers 72′ of lead frame 14′. As shown, first and second semiconductor dice 4 and 8 are facing in substantially the same direction because both active surfaces of each first semiconductor die 4, 8 are facing downward. Alternative means to attach each die to each other as well as to the lead frame 14′ may be employed, such as adhesive-coated tape 10 or other attachment means known in the art.
Substantially centrally located bond pads 11 of second semiconductor die 8 may be electrically connected to second surface 19 of corresponding lead fingers 72′ of lead frame 14′ by way of electrical connection elements 12. Specific to bond wires, if employed as electrical connection elements 12, stitch bonding may be utilized to stiffen or alter an electrical characteristic of the bond wires.
Upon fabrication of the previously described assembly of lead frame 14′ with attached semiconductor dice 4 and 8, the assembly may be encapsulated, as described hereinabove. If epoxy 20 that secures second semiconductor die 8 to first semiconductor die 4 has not yet been fully cured, it may be cured as the encapsulant material is cured (e.g., by heat and/or pressure, etc.). However, assuming identical molds are used for both embodiments, the upper encapsulant thickness 17′ in semiconductor die package 2′ may be increased by way of downset 40, as compared to the upper encapsulant thickness 17 of semiconductor die package 2 (FIG. 1).
Upon encapsulation, semiconductor die package 2′ may exhibit substantially the same size as a typical single die TSOP and, thus, may be produced and handled with existing equipment for use with TSOPs.
Encapsulant package 16′ may be marked on the outer surface by way of laser marking. Again, in order to avoid damaging the die assembly, the upper encapsulant thickness 17′ and/or lower encapsulant thickness 15′ should accommodate laser marking if laser marking is intended for that surface.
Moving to FIG. 3, yet another embodiment of semiconductor die package 2″ of the present invention is shown. Semiconductor die package 2″ includes a lead frame 14″ that does not interpose between the first and second semiconductor dice 4 and 8. A die paddle 22 of lead frame 14″ supports first semiconductor die 4. Semiconductor die package 2″ includes two semiconductor dice 4 and 8, each of which is electrically connected to a second surface 19″ of the lead frame 14″, which also has an opposite first surface 18″. Second surface 19″ of lead frame 14″ may be plated to enhance bonding of the electrical connection elements 6″, 12″ to the lead frame 14″. Specifically, electrical connection elements 6″ from the substantially centrally located bond pads 9 of first semiconductor die 4 extend outwardly and beyond the lateral extent of first semiconductor die 4 and are attached to second surface 19″ of corresponding lead fingers 72″ of lead frame 14″, as is known in the art. Second semiconductor die 8 is positioned over first semiconductor die 4 and electrical connection elements 6″ that are secured to bond pads 9 thereof. Electrical connection elements 12″ extend laterally outwardly and beyond the lateral extent of second semiconductor die 8 from the substantially centrally located bond pads 11 thereof to second surface 19″ of corresponding lead fingers 72″ of lead frame 14.
Electrical connection elements 6″ and 12″ may be tailored in order to substantially equalize an electrical characteristic between any desired electrical connection elements within TSOP semiconductor die package 2″. More specifically, although FIG. 3 shows that electrical connection elements 12″ may be attached to lead fingers 72″ of the lead frame 14″ at a more distant lateral position than electrical connection elements 6″, alternatives are contemplated. For instance, electrical connection elements 6″ may be attached at a more distant lateral position than electrical connection elements 12″ in order to substantially equalize the lengths thereof and, thereby, substantially equalize their electrical characteristics.
Still referring to FIG. 3, semiconductor die package 2″ may be assembled similarly to the aforementioned embodiments. However, in this embodiment, first semiconductor die 4 would first be attached to die paddle 22 by way of epoxy 24, silver solder or another suitable attachment structure. Then, the lead fingers 72″ of the lead frame 14″ and corresponding, substantially centrally located bond pads 9 of first semiconductor die 4 may be electrically connected by positioning electrical connection elements 6″ therebetween, as is known in the art. Further, since electrical connection elements 6″ are relatively long, if bond wires are used, stitch bonding may be utilized. Alternatively, substantially centrally located bond pads 9 of first semiconductor die 4 may be attached to second surface 19″ of lead fingers 72″ by way of TAB elements or other connection means.
Epoxy 20 may then be applied to second surface 19″ of lead frame 14″, around electrical connection elements 6″, and over the exposed surface of first semiconductor die 4, including substantially centrally located bond pads 9 thereof. Second semiconductor die 8 may be affixed to first semiconductor die 4 by positioning second semiconductor die 8 onto the at least partially uncured epoxy 20, or by other attachment means known in the art. As in the aforementioned embodiments, both semiconductor dice 4 and 8 face in substantially the same direction.
Bond pads 11 of second semiconductor die 8 may then be electrically connected to the second surface 19″ of corresponding lead fingers 72″ of lead frame 14″ by way of electrical connection elements 12″ therebetween. Bond wires, TAB elements, or other attachment means as known in the art may be utilized to form electrical connection elements 12″. Specific to bond wires, stitch bonding may be desired for relatively long bond wires that may be formed between second semiconductor die 8 and lead fingers 72″.
Upon fabrication of the above-described assembly of lead frame 14″ with attached semiconductor dice 4 and 8, the assembly may be encapsulated, as described hereinabove. As shown in FIG. 3, the encapsulation process covers the active surface of second semiconductor die 8, a portion of electrical connection elements 6″ and electrical connection elements 12″.
Upon encapsulation, semiconductor die package 2″ may be substantially the same size as a typical single die TSOP assembly and, thus, may be produced and handled with existing equipment for use with TSOPs. Further, encapsulant package 16″ may be marked on its outer surface by way of laser marking. In order to avoid damaging the die assembly, the upper encapsulant thickness 17″ (see FIG. 3) and/or lower encapsulant thickness 15″ should be sufficient to accommodate such laser marking if laser marking is intended for the corresponding surface 30, 32.
FIG. 4 shows a semiconductor die package 2′″ of the present invention in a fourth embodiment utilizing a lead frame 14′″ wherein semiconductor dice 4 and 8 are oriented with their active surfaces facing opposite directions, with semiconductor dice 4 and 8 positioned back-to-back. As mentioned hereinabove, second surface 19′″ of lead frame 14′″ may be plated to enhance bonding of electrical connection elements 6′″ and 12′″ to the lead frame 14′″. Electrical connection elements 6′″ from the substantially centrally located bond pads 9 of first semiconductor die 4 extend outwardly and beyond the lateral extent of first semiconductor die 4 and are attached to second surface 19′″ of corresponding lead fingers 72′″ of lead frame 14′″, as is known in the art. Likewise, electrical connection elements 12′″ extend laterally outwardly and beyond the lateral extent of second semiconductor die 8 from the substantially centrally located bond pads 11 to electrically connect the second semiconductor die 8 to second surface 19′″ of corresponding lead fingers 72′″ of lead frame 14′″.
Referring now to FIG. 4 and FIG. 8, semiconductor die package 2′″ may be assembled similarly to the aforementioned embodiments. In this embodiment, first semiconductor die 4 is positioned on die paddle 74 of the lead frame 14′″. Lead fingers 72′″ of lead frame 14′″ are connected to the outer periphery 76 of lead frame 14′″. In addition, die paddle 74 is connected to the outer periphery 76 by way of die paddle struts 75. A top view of lead frame 14′″ is shown in FIG. 8, prior to die assembly. Further, prior to die assembly, a second surface 19′″ of the lead frame 14′″ may be plated to enhance bonding characteristics thereto. Also, prior to die assembly, lead fingers 72′″ are bent in order to facilitate the formation or positioning of electrical connection elements 6′″, 12′″ between bond pads 9, 11 of semiconductor dice 4 and 8, respectively, and second surface 19′″ of lead fingers 72′″ of lead frame 14′″, as shown in the cross-sectional view of FIG. 4. After encapsulation of the die assembly, the package will be trimmed from the outer periphery 76 (see FIG. 8) to form individual fingers associated with respective, substantially centrally located bond pads of each semiconductor die 4, 8.
First semiconductor die 4 may be affixed to die paddle 74 (see FIG. 8) by way of adhesive-coated tape 10, epoxy, or other means known in the art. Once first semiconductor die 4 is so positioned, lead fingers 72′″ of the lead frame 14′″ and substantially centrally located bond pads 9 of first semiconductor die 4 are electrically connected by way of electrical connection elements 6′″. Electrical connection elements 6′″ from the substantially centrally located bond pads 9 of first semiconductor die 4 extend outwardly and beyond the lateral extent of first semiconductor die 4 and may be attached to second surface 19′″ of lead frame 14′″, as is known in the art. Further, if electrical connection elements 6′″ comprise bond wires, stitch bonding may be utilized. Alternatively, substantially centrally located bond pads 9 of first semiconductor die 4 may be attached to second surface 19′″ of lead frame 14′″ by way of TAB connections or other connection means.
Epoxy 20 may then be applied to the opposite surface of die paddle 74, which surface does not have first semiconductor die 4 affixed thereto, as well as to the remaining exposed back surface of first semiconductor die 4. Second semiconductor die 8 may be secured to first semiconductor die 4 and to die paddle 74 by positioning second semiconductor die 8 onto at least partially uncured epoxy 20, or by other attachment means known in the art.
Electrical connection elements 12′″ may be positioned or formed between the substantially centrally located bond pads 11 of second semiconductor die 8 and surface 19′″ of corresponding lead fingers 72′″ of lead frame 14′″. As mentioned hereinbefore, specific to bond wires, stitch bonding may be desired.
Notably, the bent shapes of lead fingers 72′″ (as shown in FIG. 4), which orient portions of second surface 19′″ thereof in the same directions as those in which the active surfaces of adjacent semiconductor devices 4 and 8 are oriented, facilitate the attachment of electrical connection elements 6′″ and electrical connection elements 12′″ to the same second surface 19′″ of the lead frame 14′″. Second surface 19′″ may likewise be twisted, formed, or otherwise distorted in any other suitable manner to facilitate the attachment of electrical connection elements thereto from semiconductor dice that are arranged in back-to-back relation or any other fashion. As such, if the lead frame 14′″ includes a plated second surface 19′″ to enhance electrical connection attachment thereto, only one second surface 19′″ need be plated, thus reducing processing costs and complexity.
In addition, the electrical connection elements 6′″ and 12′″ may be tailored to substantially equalize electrical characteristics therebetween. For instance, and more specifically, the lateral connection position to the lead frame 14′″ may be tailored in this embodiment such that electrical connection elements 6′″ and 12′″ may have substantially the same lengths, providing them with substantially equalized electrical characteristics. Stitch bonding may also be used to tailor an electrical characteristic of bond wires. Specifically, the bond wire path may be tailored to selectively modify an electrical characteristic thereof. Length may be tailored, or specific geometric features of the bond wire path may be created, such as coils.
Upon fabrication of the previously described assembly of lead frame 14′″ with attached semiconductor dice 4 and 8, the assembly may be encapsulated, as described hereinabove. The active surface of first semiconductor die 4 and the active surface of second semiconductor die 8 and electrical connection elements 6′″ and 12′″ may be contained within encapsulant package 16′″.
Encapsulation provides a semiconductor die package 2′″ that may be substantially the same size as a typical single die TSOP and, therefore, may be manufactured and handled using existing equipment. Further, encapsulant package 16′″ may be marked on its outer surface 30′″, 32′″ by way of laser marking. In order to avoid damaging the die assembly, the upper encapsulant thickness 5′″ between electrical connection elements 6′″ and the upper surface 30′″ of encapsulant package 16′″ should be sufficient to accommodate such laser marking. Likewise, lower encapsulant thickness 15′″ may be adequate to protect the die assembly and to accommodate any laser marking if laser marking is intended for that surface.
Now referring to FIG. 5, still another embodiment of semiconductor die package 2″″ of the present invention is shown, wherein a first semiconductor die 4 and a second semiconductor die 8 are oriented such that the active surfaces of the dice are facing one another. Electrical connection elements 82 from the substantially centrally located bond pads 9 of first semiconductor die 4 extend laterally and are attached to second surface 19″″ of lead frame 14″″, as is known in the art. In addition, electrical connection elements 84 extend from substantially centrally located bond pads 11 of second semiconductor die 8 laterally outwardly and beyond the lateral extent of second semiconductor die 8 and are attached to the same second surface 19″″ of lead frame 14″″, as is known in the art.
Semiconductor die package 2″″ may be assembled as follows. First semiconductor die 4 may be affixed to lead frame 14″″ by way of adhesive-coated tape 10, epoxy, or other affixation means known in the art. Electrical connection elements 82 extend between substantially centrally located bond pads 9 of first semiconductor die 4 and corresponding leads 72″″ of lead frame 14″″ and provide electrical paths therebetween. As mentioned hereinabove, electrical connection elements 82 from the substantially centrally located bond pads 9 of first semiconductor die 4 are attached to lead frame 14″″. However, in this embodiment, electrical connection elements 84 may be TAB-type connections, or other electrical connections that may be formed and connected to the plurality of substantially centrally located bond pads 11 while remaining unconnected to the lead frame 14″″. After electrical connection elements 84 are connected to substantially centrally located bond pads 11 of second semiconductor die 8, second semiconductor die 8 may be secured to the lead frame 14″″ and/or first semiconductor die 4, as desired. FIG. 5 shows epoxy 20 may be used to affix second semiconductor die 8 to both the lead frame 14″″ and the exposed surface of first semiconductor die 4. In addition, epoxy 20 may encapsulate electrical connection elements 82 and substantially centrally located bond pads 9 of first semiconductor die 4.
Once first and second semiconductor dice 4 and 8 have been secured to the lead frame 14″″ or to one another, the laterally distal ends 80 of electrical connection elements 84 may be attached to second surface 19″″ of the lead frame 14″″, which may be plated to enhance bonding of the electrical connection elements 84 to the lead frame 14″″ at a lateral position that is external to the lateral extent of the epoxy 20, or other adhesive means used. Therefore, the attachment sites may not necessarily extend beyond the lateral extent of either first semiconductor die 4 or second semiconductor die 8. However, FIG. 5 shows an embodiment where the external connection sites to lead frame 14″″ are formed beyond the lateral extent of second semiconductor die 8 at the laterally distal ends 80 of electrical connection elements 84.
Because the lead frame 14″″ may be positioned between first semiconductor die 4 and second semiconductor die 8, heat dissipation away from the semiconductor dice may be enhanced. Also, the present embodiment facilitates substantial equalization of an electrical characteristic of electrical connection elements 82 and 84. As an example, the electrical connection elements 82 and 84 may be tailored to substantially the same overall length, thus substantially equalizing the electrical characteristics thereof. More specifically, the lateral connection position to the lead frame 14″″ of each set of electrical connection elements may be tailored in this embodiment to provide a substantially equalized electrical characteristic by way of equalizing the length of individual electrical connection elements.
While the present invention has been disclosed in terms of an exemplary embodiment and variations thereof, those of ordinary skill in the art will recognize and appreciate that the invention is not so limited. Those of ordinary skill in the art will recognize and appreciate that many additions, deletions and modifications to the disclosed embodiment and its variations may be implemented without departing from the scope of the invention, which is limited only by the appended claims and their legal equivalents.

Claims (55)

1. A semiconductor device assembly, comprising:
a first semiconductor die including a centerline extending along a length of the first semiconductor die and bond pads aligned adjacent to or along the centerline;
a second semiconductor die including a centerline extending along a length of the second semiconductor die and bond pads aligned adjacent to or along the centerline;
a plurality of leads including opposite major surfaces, with only a single surface including plating to facilitate electrical connection thereto, a surface of each lead of the plurality including the plating;
a plurality of electrical connection elements, every electrical connection element of the semiconductor device assembly extending between a bond pad of one of the first and second semiconductor dice and the plating on the single surface of a corresponding lead of the plurality of leads; and
a molded encapsulant covering the first and second semiconductor dice and encapsulating the plurality of electrical connection elements.
2. The semiconductor device assembly of claim 1, wherein each electrical connection element of the plurality of electrical connection elements is secured to the plating.
3. The semiconductor device assembly of claim 1, wherein at least some of the plurality of electrical connection elements comprise bond wires.
4. The semiconductor device assembly of claim 3, wherein the bond wires comprise stitch bonds.
5. The semiconductor device assembly of claim 1, wherein at least some of the leads of the plurality of leads extend over a surface of the first semiconductor die.
6. The semiconductor device assembly of claim 5, wherein electrical connection elements of the plurality of electrical connection elements that connect bond pads of the first semiconductor die to corresponding leads of the plurality of leads are secured to locations of the corresponding leads that are proximate to the bond pads.
7. The semiconductor device assembly of claim 6, wherein electrical connection elements of the plurality of electrical connection elements that connect bond pads of the second semiconductor die to corresponding leads of the plurality of leads extend beyond an outer periphery of the second semiconductor die.
8. The semiconductor device assembly of claim 1, wherein each electrical connection element of the plurality of electrical connection elements extends beyond an outer periphery of at least one of the first and second semiconductor dice.
9. The semiconductor device assembly of claim 1, wherein the corresponding leads of the plurality of leads comprise downsets.
10. The semiconductor device assembly of claim 9, wherein the downsets position the first and second semiconductor dice relative to a plane in which outer ends of the corresponding leads are located.
11. The semiconductor device assembly of claim 10, further comprising a packaging material covering at least portions of the first and second semiconductor dice and portions of the plurality of leads adjacent thereto.
12. The semiconductor device assembly of claim 11, wherein the downsets are configured to impart the semiconductor device assembly with dimensions that are substantially the same as those of a standard thin small outline package.
13. The semiconductor device assembly of claim 1, further comprising adhesive material.
14. The semiconductor device assembly of claim 13, wherein the adhesive material secures the second semiconductor die to at least one of the first semiconductor die and the plurality of leads.
15. The semiconductor device assembly of claim 14, wherein the adhesive material substantially encapsulates electrical connection elements of the plurality of electrical connection elements that connect the bond pads of the first semiconductor die to corresponding leads of the plurality of leads.
16. The semiconductor device assembly of claim 1, wherein the first and second semiconductor dice are oriented such that an active surface of the first semiconductor die faces in substantially the same direction as an active surface of the second semiconductor die.
17. The semiconductor device assembly of claim 1, wherein the first and second semiconductor dice are oriented such that active surfaces thereof face one another.
18. The semiconductor device assembly of claim 1, wherein the first and second semiconductor dice are oriented in backside-to-backside relation.
19. The semiconductor device assembly of claim 1, wherein the plurality of electrical connection elements have substantially the same lengths as one another.
20. The semiconductor device assembly of claim 19, wherein the plurality of electrical connection elements have substantially the same electrical characteristic as one another.
21. The semiconductor device assembly of claim 1, wherein inner portions of the corresponding leads of the plurality of leads are bent such that a first region of the single surface of each lead faces in an opposite direction from a second region of the single surface thereof.
22. The semiconductor device assembly of claim 1, further comprising:
a packaging material covering at least portions of the first and second semiconductor dice and portions of the plurality of leads located adjacent thereto.
23. A semiconductor device assembly, comprising:
first and second semiconductor dice including bond pads arranged in identical connection patterns;
a plurality of leads comprising opposite major surfaces, only one surface of each lead of the plurality including plating to facilitate electrical connection;
a plurality of electrical connection elements between bond pads of the first and second semiconductor dice and the plating on the one surface of each lead of the plurality of leads; and
a molded encapsulant covering the first and second semiconductor dice and encapsulating the plurality of electrical connection elements.
24. The semiconductor device assembly of claim 23, wherein each electrical connection element of the plurality of electrical connection elements is secured to the plating.
25. The semiconductor device assembly of claim 23, wherein at least some of the plurality of electrical connection elements comprise bond wires.
26. The semiconductor device assembly of claim 25, wherein the bond wires comprise stitch bonds.
27. The semiconductor device assembly of claim 23, wherein at least some of the leads of the plurality of leads extend over a surface of the first semiconductor die.
28. The semiconductor device assembly of claim 23, wherein the bond pads of the first and second semiconductor dice are peripherally located.
29. The semiconductor device assembly of claim 28, wherein each electrical connection element of the plurality of electrical connection elements extends beyond outer peripheries of the first and second semiconductor dice.
30. The semiconductor device assembly of claim 23, wherein the bond pads of the first and second semiconductor dice are substantially centrally located.
31. The semiconductor device assembly of claim 30, wherein electrical connection elements of the plurality of electrical connection elements that connect bond pads of the first semiconductor die to corresponding leads of the plurality of leads are secured to locations of the corresponding leads that are proximate to the bond pads.
32. The semiconductor device assembly of claim 31, wherein electrical connection elements of the plurality of electrical connection elements that connect bond pads of the second semiconductor die to corresponding leads of the plurality of leads extend beyond an outer periphery of the second semiconductor die.
33. The semiconductor device assembly of claim 23, wherein each electrical connection element of the plurality of electrical connection elements extends beyond an outer periphery of at least one of the first and second semiconductor dice.
34. The semiconductor device assembly of claim 23, wherein the leads of the plurality of leads comprise downsets.
35. The semiconductor device assembly of claim 34, wherein the downsets position the first and second semiconductor dice relative to a plane in which outer ends of the leads are located.
36. The semiconductor device assembly of claim 35, further comprising:
a packaging material covering at least portions of the first and second semiconductor dice and portions of the plurality of leads adjacent thereto.
37. The semiconductor device assembly of claim 36, wherein the downsets are configured to impart the semiconductor device assembly with dimensions that are substantially the same as those of a standard thin small outline package.
38. The semiconductor device assembly of claim 23, further comprising adhesive material.
39. The semiconductor device assembly of claim 38, wherein the adhesive material secures the second semiconductor die to at least one of the first semiconductor die and the plurality of leads.
40. The semiconductor device assembly of claim 39, wherein the adhesive material substantially encapsulates electrical connection elements of the plurality of electrical connection elements that connect the bond pads of the first semiconductor die to corresponding leads of the plurality of leads.
41. The semiconductor device assembly of claim 23, wherein the first and second semiconductor dice are oriented such that an active surface of the first semiconductor die faces in substantially the same direction as an active surface of the second semiconductor die.
42. The semiconductor device assembly of claim 23, wherein the first and second semiconductor dice are oriented such that active surfaces thereof face one another.
43. The semiconductor device assembly of claim 23, wherein the first and second semiconductor dice are oriented in backside-to-backside relation.
44. The semiconductor device assembly of claim 23, wherein the plurality of electrical connection elements have substantially the same lengths as one another.
45. The semiconductor device assembly of claim 44, wherein the plurality of electrical connection elements have substantially the same electrical characteristic as one another.
46. The semiconductor device assembly of claim 23, wherein inner portions of the leads of the plurality of leads are bent such that a first region of the one surface of each lead faces in an opposite direction from a second region of the one surface thereof.
47. The semiconductor device assembly of claim 23, further comprising:
a packaging material covering at least portions of the first and second semiconductor dice and portions of the plurality of leads located adjacent thereto.
48. The semiconductor device assembly of claim 1, wherein the molded encapsulant has a thickness of about one millimeter or less.
49. The semiconductor device assembly of claim 48, wherein portions of the molded encapsulant extending over oppositely facing outer surfaces of an assembly including the first and second semiconductor dice have thicknesses of at least about 0.185 mm.
50. The semiconductor device assembly of claim 48, wherein the first and second semiconductor dice have thicknesses of about 0.2 mm or less.
51. The semiconductor device assembly of claim 1, wherein each conductive element of the plurality of conductive elements is located entirely over a surface of one of the first and second semiconductor dice.
52. The semiconductor device assembly of claim 23, wherein the molded encapsulant has a thickness of about one millimeter or less.
53. The semiconductor device assembly of claim 52, wherein portions of the molded encapsulant extending over oppositely facing outer surfaces of an assembly including the first and second semiconductor dice have thicknesses of at least about 0.185 mm.
54. The semiconductor device assembly of claim 52, wherein the first and second semiconductor dice have thicknesses of about 0.2 mm or less.
55. The semiconductor device assembly of claim 23, wherein each conductive element of the plurality of conductive elements is located entirely over a surface of one of the first and second semiconductor dice.
US11/182,160 2002-03-07 2005-07-15 Assemblies with bond pads of two or more semiconductor devices electrically connected to the same surface of a plurality of leads Expired - Lifetime US7557454B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/182,160 US7557454B2 (en) 2002-03-07 2005-07-15 Assemblies with bond pads of two or more semiconductor devices electrically connected to the same surface of a plurality of leads

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/093,332 US6955941B2 (en) 2002-03-07 2002-03-07 Methods and apparatus for packaging semiconductor devices
US11/182,160 US7557454B2 (en) 2002-03-07 2005-07-15 Assemblies with bond pads of two or more semiconductor devices electrically connected to the same surface of a plurality of leads

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/093,332 Division US6955941B2 (en) 2002-03-07 2002-03-07 Methods and apparatus for packaging semiconductor devices

Publications (2)

Publication Number Publication Date
US20050248013A1 US20050248013A1 (en) 2005-11-10
US7557454B2 true US7557454B2 (en) 2009-07-07

Family

ID=29548088

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/093,332 Expired - Fee Related US6955941B2 (en) 2002-03-07 2002-03-07 Methods and apparatus for packaging semiconductor devices
US11/182,160 Expired - Lifetime US7557454B2 (en) 2002-03-07 2005-07-15 Assemblies with bond pads of two or more semiconductor devices electrically connected to the same surface of a plurality of leads

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/093,332 Expired - Fee Related US6955941B2 (en) 2002-03-07 2002-03-07 Methods and apparatus for packaging semiconductor devices

Country Status (1)

Country Link
US (2) US6955941B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100007014A1 (en) * 2008-07-11 2010-01-14 Kabushiki Kaisha Toshiba Semiconductor device
US10978426B2 (en) * 2018-12-31 2021-04-13 Micron Technology, Inc. Semiconductor packages with pass-through clock traces and associated systems and methods

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6700206B2 (en) * 2002-08-02 2004-03-02 Micron Technology, Inc. Stacked semiconductor package and method producing same
SG157957A1 (en) * 2003-01-29 2010-01-29 Interplex Qlp Inc Package for integrated circuit die
US20050054126A1 (en) * 2003-08-29 2005-03-10 Texas Instruments Incorporated System and method for marking the surface of a semiconductor package
US7409572B1 (en) * 2003-12-05 2008-08-05 Lsi Corporation Low power memory controller with leaded double data rate DRAM package arranged on a two layer printed circuit board
US7381593B2 (en) * 2004-08-05 2008-06-03 St Assembly Test Services Ltd. Method and apparatus for stacked die packaging
US7816182B2 (en) * 2004-11-30 2010-10-19 Stmicroelectronics Asia Pacific Pte. Ltd. Simplified multichip packaging and package design
JP4602223B2 (en) * 2005-10-24 2010-12-22 株式会社東芝 Semiconductor device and semiconductor package using the same
SG135066A1 (en) 2006-02-20 2007-09-28 Micron Technology Inc Semiconductor device assemblies including face-to-face semiconductor dice, systems including such assemblies, and methods for fabricating such assemblies
US8643157B2 (en) * 2007-06-21 2014-02-04 Stats Chippac Ltd. Integrated circuit package system having perimeter paddle
US8395246B2 (en) * 2007-06-28 2013-03-12 Sandisk Technologies Inc. Two-sided die in a four-sided leadframe based package
US8058099B2 (en) * 2007-06-28 2011-11-15 Sandisk Technologies Inc. Method of fabricating a two-sided die in a four-sided leadframe based package
KR100895818B1 (en) * 2007-09-10 2009-05-08 주식회사 하이닉스반도체 Semiconductor pacakge
TWI378547B (en) * 2007-09-14 2012-12-01 Chipmos Technologies Inc Multi-chip stacked package structure
TW201205745A (en) * 2010-07-23 2012-02-01 Global Unichip Corp Semiconductor packaging structure and the forming method
JP5333402B2 (en) * 2010-10-06 2013-11-06 三菱電機株式会社 Manufacturing method of semiconductor device
CN103972195A (en) * 2013-01-28 2014-08-06 飞思卡尔半导体公司 Semiconductor device and assembly method thereof
CN105723532B (en) * 2013-11-11 2019-02-05 皇家飞利浦有限公司 Robust ultrasound transducer probe with shielded integrated circuit connector
US9559077B2 (en) * 2014-10-22 2017-01-31 Nxp Usa, Inc. Die attachment for packaged semiconductor device
EP3331007A1 (en) * 2016-12-05 2018-06-06 Melexis Technologies SA Integrated circuit package comprising lead frame
TWI688058B (en) * 2018-12-04 2020-03-11 南亞科技股份有限公司 Dual-die memory package

Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5012323A (en) 1989-11-20 1991-04-30 Micron Technology, Inc. Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5291061A (en) 1993-04-06 1994-03-01 Micron Semiconductor, Inc. Multi-chip stacked devices
US5331235A (en) 1991-06-01 1994-07-19 Goldstar Electron Co., Ltd. Multi-chip semiconductor package
US5689135A (en) * 1995-12-19 1997-11-18 Micron Technology, Inc. Multi-chip device and method of fabrication employing leads over and under processes
US5804874A (en) * 1996-03-08 1998-09-08 Samsung Electronics Co., Ltd. Stacked chip package device employing a plurality of lead on chip type semiconductor chips
US5960262A (en) * 1997-09-26 1999-09-28 Texas Instruments Incorporated Stitch bond enhancement for hard-to-bond materials
US6087718A (en) 1996-12-27 2000-07-11 Lg Semicon Co., Ltd. Stacking type semiconductor chip package
US6104089A (en) 1996-06-26 2000-08-15 Micron Technology, Inc. Stacked leads-over chip multi-chip module
US6175149B1 (en) * 1998-02-13 2001-01-16 Micron Technology, Inc. Mounting multiple semiconductor dies in a package
US6252299B1 (en) 1997-09-29 2001-06-26 Hitachi, Ltd. Stacked semiconductor device including improved lead frame arrangement
US20010014488A1 (en) 1998-10-06 2001-08-16 Salman Akram Multi chip semiconductor package and method of construction
US6303981B1 (en) 1999-09-01 2001-10-16 Micron Technology, Inc. Semiconductor package having stacked dice and leadframes and method of fabrication
US20020005575A1 (en) * 1998-05-15 2002-01-17 Park Myung Geun Stack package and method for fabricating the same
US20020017722A1 (en) * 1999-09-22 2002-02-14 Hitachi, Ltd. Semiconductor device and a method of manufacturing the same
US6400007B1 (en) * 2001-04-16 2002-06-04 Kingpak Technology Inc. Stacked structure of semiconductor means and method for manufacturing the same
US20020096781A1 (en) * 2001-01-25 2002-07-25 Kenji Toyosawa Semiconductor device and liquid crystal module using the same
US20020158316A1 (en) * 2001-04-26 2002-10-31 Macronix International Co., Ltd. Multiple-step inner lead of leadframe
US6531784B1 (en) * 2000-06-02 2003-03-11 Amkor Technology, Inc. Semiconductor package with spacer strips
US20030127423A1 (en) 2002-01-07 2003-07-10 Dlugokecki Joseph J. Method for reconstructing an integrated circuit package using lapping
US6683368B1 (en) * 2000-06-09 2004-01-27 National Semiconductor Corporation Lead frame design for chip scale package

Patent Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5012323A (en) 1989-11-20 1991-04-30 Micron Technology, Inc. Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5331235A (en) 1991-06-01 1994-07-19 Goldstar Electron Co., Ltd. Multi-chip semiconductor package
US5291061A (en) 1993-04-06 1994-03-01 Micron Semiconductor, Inc. Multi-chip stacked devices
US5689135A (en) * 1995-12-19 1997-11-18 Micron Technology, Inc. Multi-chip device and method of fabrication employing leads over and under processes
US5804874A (en) * 1996-03-08 1998-09-08 Samsung Electronics Co., Ltd. Stacked chip package device employing a plurality of lead on chip type semiconductor chips
US6104089A (en) 1996-06-26 2000-08-15 Micron Technology, Inc. Stacked leads-over chip multi-chip module
US6087718A (en) 1996-12-27 2000-07-11 Lg Semicon Co., Ltd. Stacking type semiconductor chip package
US5960262A (en) * 1997-09-26 1999-09-28 Texas Instruments Incorporated Stitch bond enhancement for hard-to-bond materials
US6252299B1 (en) 1997-09-29 2001-06-26 Hitachi, Ltd. Stacked semiconductor device including improved lead frame arrangement
US6175149B1 (en) * 1998-02-13 2001-01-16 Micron Technology, Inc. Mounting multiple semiconductor dies in a package
US20020005575A1 (en) * 1998-05-15 2002-01-17 Park Myung Geun Stack package and method for fabricating the same
US20010014488A1 (en) 1998-10-06 2001-08-16 Salman Akram Multi chip semiconductor package and method of construction
US6303981B1 (en) 1999-09-01 2001-10-16 Micron Technology, Inc. Semiconductor package having stacked dice and leadframes and method of fabrication
US20020017722A1 (en) * 1999-09-22 2002-02-14 Hitachi, Ltd. Semiconductor device and a method of manufacturing the same
US6531784B1 (en) * 2000-06-02 2003-03-11 Amkor Technology, Inc. Semiconductor package with spacer strips
US6683368B1 (en) * 2000-06-09 2004-01-27 National Semiconductor Corporation Lead frame design for chip scale package
US20020096781A1 (en) * 2001-01-25 2002-07-25 Kenji Toyosawa Semiconductor device and liquid crystal module using the same
US6400007B1 (en) * 2001-04-16 2002-06-04 Kingpak Technology Inc. Stacked structure of semiconductor means and method for manufacturing the same
US20020158316A1 (en) * 2001-04-26 2002-10-31 Macronix International Co., Ltd. Multiple-step inner lead of leadframe
US20030127423A1 (en) 2002-01-07 2003-07-10 Dlugokecki Joseph J. Method for reconstructing an integrated circuit package using lapping

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100007014A1 (en) * 2008-07-11 2010-01-14 Kabushiki Kaisha Toshiba Semiconductor device
US10978426B2 (en) * 2018-12-31 2021-04-13 Micron Technology, Inc. Semiconductor packages with pass-through clock traces and associated systems and methods
US11488938B2 (en) * 2018-12-31 2022-11-01 Micron Technology, Inc. Semiconductor packages with pass-through clock traces and associated systems and methods
US20230048780A1 (en) * 2018-12-31 2023-02-16 Micron Technology, Inc. Semiconductor packages with pass-through clock traces and associated systems and methods
US11855048B2 (en) * 2018-12-31 2023-12-26 Micron Technology, Inc. Semiconductor packages with pass-through clock traces and associated systems and methods

Also Published As

Publication number Publication date
US20030170932A1 (en) 2003-09-11
US6955941B2 (en) 2005-10-18
US20050248013A1 (en) 2005-11-10

Similar Documents

Publication Publication Date Title
US7557454B2 (en) Assemblies with bond pads of two or more semiconductor devices electrically connected to the same surface of a plurality of leads
US6762079B2 (en) Methods for fabricating dual loc semiconductor die assembly employing floating lead finger structure
US6080264A (en) Combination of semiconductor interconnect
US6723585B1 (en) Leadless package
US6906424B2 (en) Semiconductor package and method producing same
US5689135A (en) Multi-chip device and method of fabrication employing leads over and under processes
KR100477020B1 (en) Multi chip package
US6343019B1 (en) Apparatus and method of stacking die on a substrate
JP4195804B2 (en) Dual die package
US6501183B2 (en) Semiconductor device and a method of manufacturing the same and an electronic device
US6803254B2 (en) Wire bonding method for a semiconductor package
US5770888A (en) Integrated chip package with reduced dimensions and leads exposed from the top and bottom of the package
US7115441B2 (en) Semiconductor package with semiconductor chips stacked therein and method of making the package
US20030025199A1 (en) Super low profile package with stacked dies
US20030189256A1 (en) Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, stacked chip assemblies including the rerouted semiconductor devices, and methods
US7642638B2 (en) Inverted lead frame in substrate
US6627990B1 (en) Thermally enhanced stacked die package
US7023096B2 (en) Multi-chip package having spacer that is inserted between chips and manufacturing method thereof
US20020113304A1 (en) Dual die package and manufacturing method thereof
US8912664B1 (en) Leadless multi-chip module structure
KR20000034120A (en) Multi-chip package of loc type and method for manufacturing multi-chip package
KR20010066269A (en) semiconductor package and metod for fabricating the same
KR940006578B1 (en) Semicondoctor package and manufacturing method thereof
JP3468447B2 (en) Resin-sealed semiconductor device and method of manufacturing the same
US20140339690A1 (en) Elimination of Die-Top Delamination

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: CONTINENTAL AUTOMOTIVE SYSTEMS US, INC.,MICHIGAN

Free format text: CHANGE OF NAME;ASSIGNOR:SIEMENS VDO AUTOMOTIVE CORPORATION;REEL/FRAME:024006/0574

Effective date: 20071203

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001

Effective date: 20190731

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12