US7554873B2 - Three-dimensional memory devices and methods of manufacturing and operating the same - Google Patents

Three-dimensional memory devices and methods of manufacturing and operating the same Download PDF

Info

Publication number
US7554873B2
US7554873B2 US11/385,360 US38536006A US7554873B2 US 7554873 B2 US7554873 B2 US 7554873B2 US 38536006 A US38536006 A US 38536006A US 7554873 B2 US7554873 B2 US 7554873B2
Authority
US
United States
Prior art keywords
layer
memory
memory device
memory cells
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/385,360
Other versions
US20060233082A1 (en
Inventor
Ming Hsiu Lee
Yen Hao Shih
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Macronix International Co Ltd
Original Assignee
Macronix International Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Macronix International Co Ltd filed Critical Macronix International Co Ltd
Priority to US11/385,360 priority Critical patent/US7554873B2/en
Assigned to MACRONIX INTERNATIONAL CO., LTD. reassignment MACRONIX INTERNATIONAL CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, MING HSIU, SHIH, YEN HAO
Publication of US20060233082A1 publication Critical patent/US20060233082A1/en
Priority to US12/471,411 priority patent/US7911856B2/en
Application granted granted Critical
Publication of US7554873B2 publication Critical patent/US7554873B2/en
Priority to US13/022,588 priority patent/US8674459B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0023—Address circuits or decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/06—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using diode elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0413—Manufacture or treatment of FETs having insulated gates [IGFET] of FETs having charge-trapping gate insulators, e.g. MNOS transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/69—IGFETs having charge trapping gate insulators, e.g. MNOS transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D88/00—Three-dimensional [3D] integrated devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/71—Three dimensional array
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/77—Array wherein the memory element being directly connected to the bit lines and word lines without any access device being used

Definitions

  • the invention relates generally to memory devices and, more particularly, to three-dimensional memory devices and methods of manufacturing and operating the same. Specifically, the invention relates to decoding techniques for addressing memory cells in three-dimensional memory devices.
  • memory devices have become smaller and more compact.
  • memory devices include memory cells arranged in a two-dimensional array. Because of space limitations, increasing memory capacity requires innovated circuit designs for two-dimensional memory devices.
  • One alternative design to increase memory capacity is forming memory cells in multiple layers or planes—i.e., a three-dimensional (3D) memory device.
  • Designing and debugging 3D memory devices can be problematic. For instance, because memory cells are placed in multiple layers or planes, the electrical interconnections between the memory cells and to the substrate require intricate design. In particular, connecting electrical lines in every layer to the ground layer or substrate layer can be difficult to implement. In addition, addressing or handling memory cells across multiple layers complicates the design process. Thus, what is needed is a three-dimensional memory device allowing for simple handling and connection of memory cells across multiple layers or planes.
  • a memory device includes a plurality of planes of memory arrays, each memory array including a plurality of memory cells.
  • the memory device also includes a plurality of word lines and bit lines coupled to the memory cells in each plane, and at least one transistor to select at least one of the memory arrays.
  • a method of accessing memory cells is disclosed.
  • a first signal is sent to at least one layer select transistor.
  • the at least one layer select transistor is activated based on the first signal.
  • Signals are communicated to or from one or more memory cells based on the activated at least layer select transistor.
  • a memory device comprises at least two layers of memory arrays each containing at least four memory cells.
  • the memory device further comprises at least two word lines in each layer coupled with the memory cells of the corresponding layer.
  • the memory device also comprises at least two bit lines in each layer coupled with the memory cells of the corresponding layer, and at least a set of layer-selecting transistors for each layer, each set of the layer-selecting transistors being coupled to the memory cells of the corresponding layer.
  • FIG. 1 illustrates an exemplary three-dimensional memory device that decodes and addresses memory cells in selected vertical planes
  • FIG. 2 illustrates an exemplary three-dimensional memory device that decodes and addresses memory cells in selected horizontal planes
  • FIG. 3 illustrates an exemplary memory device having a selected horizontal plane with cross point memory devices
  • FIG. 4 illustrates an exemplary memory device having a selected horizontal plane with transistor memory devices
  • FIG. 5 illustrates an exemplary memory device having layer select transistors on the same plane as the selected plane
  • FIG. 6 illustrates an exemplary memory device having layer select transistors on the same plane as the selected plane with cross point memory devices.
  • FIG. 7 illustrates an exemplary memory device having layer select transistors on the same plane as the selected plane with transistor memory devices
  • FIG. 8 illustrates an exemplary memory device having layer select transistors on each layer or plane along with interconnections to the plane, word line, and bit line decoders;
  • FIG. 9 illustrates one example of a layer select transistor
  • FIG. 10 illustrates another example of a layer select transistor with stacked structures
  • FIG. 11A illustrates one example of a three-dimensional schematic diagram of neighboring layer select transistors having source/drain lines and gate lines;
  • FIG. 11B illustrates one example of a cross-sectional view of the memory device of FIG. 11A ;
  • FIG. 12A illustrates another example of a three-dimensional schematic diagram of neighboring layer select transistors having source/drain lines and gate lines.
  • FIG. 12B illustrates one example of a cross-sectional view of the memory device of FIG. 12A ;
  • the memory device may use thin-film-transistor (TFT) memory cells.
  • TFT thin-film-transistor
  • the cells may be organized in planes each having a memory array, and the planes may be stacked vertically for providing multiple layers of memory arrays to form a three-dimensional (3D) memory matrix or device. Examples of memory devices described herein are disclosed in the related application, entitled “THREE-DEMENSIONAL MEMORY DEVICES,” noted above.
  • layer decoding techniques can transform the operation of a complex three-dimensional memory device to an operation scheme similar to that of a two-dimensional memory array.
  • the operation of a two-dimensional memory can be implemented in a three-dimensional memory device after a layer or plane (e.g., a horizontal plane) has been selected.
  • the layer decoding techniques disclosed herein can improve the design and debugging process for three-dimensional memory devices.
  • TFTs thin film transistors
  • These TFTs may be formed together with each layer or plane of the memory arrays without forming them separately on the substrate, thereby saving space on the substrate and not requiring complicated circuitry on the periphery for memory addressing.
  • an organized addressing scheme can be implemented with three-dimensional parameters, e.g., X and Y parameters can be used for addressing rows and columns of memory cells and a Z parameter can be used for addressing a particular layer or plane in the 3D memory device.
  • the layer decoding scheme described herein allows for the number of layers or planes to be easily changed with minimal redesign of memory devices.
  • FIG. 1 illustrates an exemplary three-dimensional memory device 100 that decodes and addresses memory cells using selected vertical planes 102 .
  • Memory device 100 includes 1 to N layers ( 103 ) having corresponding 1 to N word lines ( 106 ) and bit lines ( 104 ).
  • Memory cells (not shown) are formed at the intersection of the word lines 106 and bit lines 104 on each layer 103 .
  • the word lines 106 of each layer 103 is connected to a word line decoder 108 and the bit lines 104 of each layer 103 is connected to a bit line decoder 110 .
  • Each layer 103 is connected to layer decoder 112 .
  • the memory cells may be decoded by defining a separate vertical plane 102 in which vertical plane decoder 112 selects the selected plane 102 via a vertical select transistor 120 .
  • FIG. 2 illustrates an exemplary three-dimensional memory device 200 that decodes or addresses memory cells using a selected horizontal layer or plane 202 .
  • Memory device 200 includes 1 to N layers ( 203 ) having corresponding 1 to N word lines ( 206 ) and bit lines ( 204 ). Memory cells (not shown) are formed at the intersection of the word lines 206 and bit lines 204 on each layer 203 .
  • the word lines 206 of each layer 203 is connected to a word line decoder 208 and the bit lines 104 of each layer 203 is connected to a bit line decoder 210 .
  • Each layer 203 is connected to layer decoder 212 .
  • the memory cells may be decoded by defining separate horizontal layers or planes 202 in which a layer decoder 212 selects the selected horizontal plane 202 via appropriate layer select transistors 220 .
  • a single transistor can be used to select a horizontal plane 202 for decoding or addressing of memory cells.
  • layer select transistors 220 can be formed on the ground layer of a substrate using conventional techniques. In other examples, corresponding layer select transistors 220 can be formed on individual planes 202 to avoid using space on the substrate.
  • Layer decoder 212 can receive 3D parameters such as a Z parameter for selecting the plane 202 and outputs a signal to activate respective layer select transistors 220 (e.g., the lower select transistor one in FIG. 2 ) that selects selected plane 202 . In other examples, multiple transistors can be activated to select a plane.
  • the word line decoder 208 and/or bit line decoder 210 can receive other 3D parameters such as X and Y parameters to access rows and columns of memory arrays in the selected plane 202 .
  • word line decoder 208 can output a signal to activate one or more memory cells and data stored in the memory cells can be read on the bit lines by bit line decoder 210 .
  • memory cells may be decoded or addressed based on the horizontal plane the memory cells are located on.
  • FIG. 3 illustrates an exemplary memory device 300 having a selected horizontal plane 302 with cross point memory devices 301 .
  • Layer select transistors 320 are connected to an array of cross point memory devices 301 , any of which can activate or choose the selected plane 302 . These transistors 320 can be formed on the same plane as horizontal plane 302 or on a different one such as the ground level of the substrate.
  • the array of cross point memory devices 301 is interconnected with 1 to N word lines ( 306 ) and bit lines ( 304 ).
  • Examples of cross point memory devices may include multiple functional elements such as a rectifying element (e.g., a diode) and a memory state element (e.g., a fuse, anti-fuse, or a resistance variable device). These functional elements can be treated as separate and isolated devices and can be serially connected. Alternatively, these functional elements can be combined into a single device, such as, for example, a chalcogenide phase change resistor.
  • FIG. 4 illustrates an exemplary memory device 400 having a selected horizontal plane 402 with transistor memory devices 401 .
  • Layer select transistors 420 are connected to an array of transistor memory devices 401 , any of which can activate or choose the selected plane 402 . These transistors 420 can be formed on the same plane as horizontal plane 402 or one a different one such as the ground level of the substrate.
  • the array of transistor memory devices 401 is interconnected with 1 to N word lines ( 406 ) and bit lines ( 404 ).
  • Examples of transistor memory devices include a floating gate transistor (e.g., a Si floating gate transistor), a dielectric trapped charge device (e.g., a nitride trapped transistor), or a nanocrystal device (e.g., a Si nanocrystal transistor).
  • FIG. 5 illustrates an exemplary memory device 500 having layer select transistors 520 on the same plane as the selected plane 502 .
  • one or more layer selecting transistors 520 select a memory array or memory cells in the horizontal plane 502 such that the selecting transistors 520 and the memory arrays or cells are part of the same selected plane 502 .
  • FIG. 6 illustrates an exemplary memory device 600 having layer select transistors 620 on the same plane as the selected plane 602 with cross point memory devices 601 . These memory devices 601 can be the same as described in FIG. 3 .
  • the transistors 620 can be used for selecting, controlling, or addressing the cross point memory devices 601 .
  • FIG. 5 illustrates an exemplary memory device 500 having layer select transistors 520 on the same plane as the selected plane 502 .
  • one or more layer selecting transistors 520 select a memory array or memory cells in the horizontal plane 502 such that the selecting transistors 520 and the memory arrays or cells are part of the same selected plane 502 .
  • FIG. 6 illustrates
  • FIG. 7 illustrates an exemplary memory device 700 having layer select transistors 720 on the same plane as the selected plane 702 with transistor memory devices 701 .
  • These memory devices 701 can be the same as described in FIG. 4 .
  • the transistors 720 can be used for selecting, controlling, or addressing the transistor memory devices 701 .
  • These transistors may be fabricated using conventional semiconductor film processes.
  • FIG. 8 illustrates an exemplary memory device 800 having layer select transistors 820 on each layer or plane along with interconnections to the plane, word line, and bit line decoders.
  • the 1 to N bit lines ( 804 ) are connected to a bit line decoder and the 1 to N word lines ( 806 ) are connected to a word line decoder.
  • the 1 to N planes lines are connected to a plane decoder.
  • one of the plane lines 821 connects to layer select transistors 820 on one of the 1 to N layers or planes ( 830 ) having memory arrays.
  • a plane decoder outputs an appropriate control signal connected to the gates of the layer select transistors on the top one of the planes 830 . This causes the select transistors 820 to turn on, which allows signals to pass through to the bit lines 804 .
  • the word line decoder connected to the 1 to N word lines ( 806 ) can output appropriate control signals to turn the respective memory cells on in that memory array.
  • the bit line decoder connected the 1 to N bit lines 804 can then read stored data from the memory cells.
  • FIG. 9 illustrates one example of a select transistor 900 .
  • Transistor 900 includes a channel layer 903 formed above source/drain lines 904 and SiO 2 layer 905 .
  • a gate dielectric 902 is formed above the channel layer 903 and a gate line 901 is formed above the gate dielectric 902 .
  • Transistor 900 can be implemented in the examples of FIGS. 1-8 , as the layer select transistor.
  • the transistor 900 may include source and drain regions connected to sour/drain lines 904 , which may include n-type polysilicon.
  • the channel layer 903 may include a p-type silicon Si layer and formed adjacent to the source and drain regions.
  • the gate dielectric layer 902 may include a silicon dioxide SiO 2 layer or a stacked structure comprising SiO 2 , SiN, and SiO 2 layers formed over the channel layer 903 .
  • the gate line 901 may include polysilicon formed over the gate dielectric layer 902 .
  • the gate lines 901 and source/drain lines 904 can be doped polysilicon lines and include a metal silicide layer to increase conductivity. These lines 901 and 904 can also include W, cobalt Co, Ti titanium, and Ni nickel.
  • the gate lines 901 and source/drain lines 904 can include other suitable metals.
  • FIG. 10 illustrates another example of a layer select transistor 1000 with stacked structures.
  • the gate lines 1001 and source/drain lines 1004 are stacked structures including metal silicide layers 1002 and 1005 , respectively, sandwiched in between polysilicon layers.
  • the polysilicon layers can be replaced with other suitable semiconductor materials.
  • the metal silicide layers 1002 and 1005 can be used to reduce the polysilicon resistance and improve stacking capability, examples of which include sandwiched silicide structures of polysilicon/TiN/TiSi 2 (or Wsi/TiN/polysilicon may be used.
  • the layer-selecting transistors may be configured and formed in a way to approximate or duplicate the configuration of the memory cells of the corresponding memory array. By having a similar configuration, the layer-selecting transistors may be manufactured together with other memory cells without any or much changes in the manufacturing process.
  • FIG. 11A illustrates one example of a three-dimensional schematic diagram neighboring layer selecting transistors having source/drain lines 1104 and gate lines 1101 .
  • the transistors depicted in FIG. 11 can be inverted and stacked silicon-oxide-nitride-oxide-silicon (SONOS) type transistors as described in the related application “THREE-DEMENSIONAL MEMORY DEVICES.”
  • FIG. 11B is a cross-sectional view of the memory device of FIG. 11A showing layer select transistor 1120 with respect to gate lines 1101 and source/drain lines 1104 .
  • FIG. 12A illustrates another example of a three-dimensional schematic diagram of neighboring layer selecting transistors having source/drain lines 1204 and gate lines 1201 .
  • FIG. 12B illustrates one example of a cross-section view of the memory device of FIG. 12A .
  • a layer select transistor 1220 and gate insulator 1225 are shown.
  • the gate insulator 1225 can be formed from multiple layers.
  • the gate insulator 1225 includes a stacked structure of multiple layers including SiO2/SiN/SiO 2 , used as a nitride trapped charge storage memory.
  • a bit line (i.e., source/drain line 1204 ) corresponding to the layer select transistor 1220 may be provided with an opened gap.
  • the two ends neighboring the gap can serve as the source and drain regions of the layer select transistor 1220 .
  • an ion implantation process or etching process on the gate line for the layer select transistors may applied to isolate the leakage path between bit lines. In this manner, fabricating the layer select transistor 1220 allows the transistor to be manufactured together with the corresponding bit line of the corresponding memory array without the need for major redesign of the transistor structure and the fabrication processes. Therefore, the manufacturing of the layer-selecting transistors may be incorporated into the manufacturing processes of the memory cells.
  • the examples consistent with of the invention may provide a three-dimensional memory device.
  • the examples above may provide a layer decoding scheme for the three-dimensional memory that may allow simplified decoding circuit design.
  • the layer-selecting transistors may be placed on the ground layer.
  • the layer-selecting transistors may be placed on the corresponding layer or plane of the memory array that the layer-selecting transistors are designed to address to.
  • cross-point memory may be fuse memory, antifuse memory, phase-change memory, resistor-changeable memory, or capacitor-changeable memory.
  • transistor memory may be floating gate memory, charge-trapping memory, or nanocrystal memory.
  • the memory cells in some examples may be nonvolatile or volatile.
  • the layer-selecting transistors they can be made of thin-film transistors using single crystal, poly-crystal, amorphous, or polymer semiconductor.
  • the use of a layer decoding scheme may reduce design complexity. Furthermore, products with a three-dimensional matrix design may easily vary the density of memory cells by varying the layer number without changing the circuits. And the layer decoding scheme using layer-selecting transistors placed on the corresponding layers may reduce the chip area needed for the entire memory device.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)

Abstract

A memory device includes a plurality of planes of memory arrays, each memory array including a plurality of memory cells. The memory device also includes a plurality of word lines and bit lines coupled to the memory cells in each plane, and at least one transistor to select at least one of the memory arrays.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority to U.S. Provisional Application No. 60/663,866, entitled “Three-Dimensional Memory Devices and Method of Manufacturing and Operating the Same”, filed Mar. 21, 2005.
BACKGROUND OF THE INVENTION
The invention relates generally to memory devices and, more particularly, to three-dimensional memory devices and methods of manufacturing and operating the same. Specifically, the invention relates to decoding techniques for addressing memory cells in three-dimensional memory devices.
Advancements in electronic devices have increased the need for larger memory capacity. To increase memory capacity, memory devices have become smaller and more compact. Typically, memory devices include memory cells arranged in a two-dimensional array. Because of space limitations, increasing memory capacity requires innovated circuit designs for two-dimensional memory devices. One alternative design to increase memory capacity is forming memory cells in multiple layers or planes—i.e., a three-dimensional (3D) memory device.
Designing and debugging 3D memory devices, however, can be problematic. For instance, because memory cells are placed in multiple layers or planes, the electrical interconnections between the memory cells and to the substrate require intricate design. In particular, connecting electrical lines in every layer to the ground layer or substrate layer can be difficult to implement. In addition, addressing or handling memory cells across multiple layers complicates the design process. Thus, what is needed is a three-dimensional memory device allowing for simple handling and connection of memory cells across multiple layers or planes.
BRIEF SUMMARY OF THE INVENTION
According to one aspect of the invention, a memory device includes a plurality of planes of memory arrays, each memory array including a plurality of memory cells. The memory device also includes a plurality of word lines and bit lines coupled to the memory cells in each plane, and at least one transistor to select at least one of the memory arrays.
According to another aspect of the invention, a method of accessing memory cells is disclosed. A first signal is sent to at least one layer select transistor. The at least one layer select transistor is activated based on the first signal. Signals are communicated to or from one or more memory cells based on the activated at least layer select transistor.
According to another aspect of the invention, a memory device comprises at least two layers of memory arrays each containing at least four memory cells. The memory device further comprises at least two word lines in each layer coupled with the memory cells of the corresponding layer. The memory device also comprises at least two bit lines in each layer coupled with the memory cells of the corresponding layer, and at least a set of layer-selecting transistors for each layer, each set of the layer-selecting transistors being coupled to the memory cells of the corresponding layer.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
The foregoing summary, as well as the following detailed description of the invention, will be better understood when read in conjunction with the appended drawings. For the purpose of illustrating the invention, there are shown in the drawings embodiments which are presently preferred. It should be understood, however, that the invention is not limited to the precise arrangements and instrumentalities shown.
In the drawings:
FIG. 1 illustrates an exemplary three-dimensional memory device that decodes and addresses memory cells in selected vertical planes;
FIG. 2 illustrates an exemplary three-dimensional memory device that decodes and addresses memory cells in selected horizontal planes;
FIG. 3 illustrates an exemplary memory device having a selected horizontal plane with cross point memory devices;
FIG. 4 illustrates an exemplary memory device having a selected horizontal plane with transistor memory devices;
FIG. 5 illustrates an exemplary memory device having layer select transistors on the same plane as the selected plane;
FIG. 6 illustrates an exemplary memory device having layer select transistors on the same plane as the selected plane with cross point memory devices.
FIG. 7 illustrates an exemplary memory device having layer select transistors on the same plane as the selected plane with transistor memory devices;
FIG. 8 illustrates an exemplary memory device having layer select transistors on each layer or plane along with interconnections to the plane, word line, and bit line decoders;
FIG. 9 illustrates one example of a layer select transistor;
FIG. 10 illustrates another example of a layer select transistor with stacked structures;
FIG. 11A illustrates one example of a three-dimensional schematic diagram of neighboring layer select transistors having source/drain lines and gate lines;
FIG. 11B illustrates one example of a cross-sectional view of the memory device of FIG. 11A;
FIG. 12A illustrates another example of a three-dimensional schematic diagram of neighboring layer select transistors having source/drain lines and gate lines; and
FIG. 12B illustrates one example of a cross-sectional view of the memory device of FIG. 12A;
 DETAILED DESCRIPTION OF THE INVENTION
Examples consistent with the invention three-dimensional (3D) memory devices and techniques for addressing and handling memory cells in multiple planes or layers. The memory device may use thin-film-transistor (TFT) memory cells. The cells may be organized in planes each having a memory array, and the planes may be stacked vertically for providing multiple layers of memory arrays to form a three-dimensional (3D) memory matrix or device. Examples of memory devices described herein are disclosed in the related application, entitled “THREE-DEMENSIONAL MEMORY DEVICES,” noted above.
To operate such memory devices, layer decoding techniques are disclosed that can transform the operation of a complex three-dimensional memory device to an operation scheme similar to that of a two-dimensional memory array. In some examples, the operation of a two-dimensional memory can be implemented in a three-dimensional memory device after a layer or plane (e.g., a horizontal plane) has been selected. The layer decoding techniques disclosed herein can improve the design and debugging process for three-dimensional memory devices.
To select a layer, in some examples, thin film transistors (TFTs) can be used as layer-selecting transistors. These TFTs may be formed together with each layer or plane of the memory arrays without forming them separately on the substrate, thereby saving space on the substrate and not requiring complicated circuitry on the periphery for memory addressing. By using such layer-selecting TFTs, an organized addressing scheme can be implemented with three-dimensional parameters, e.g., X and Y parameters can be used for addressing rows and columns of memory cells and a Z parameter can be used for addressing a particular layer or plane in the 3D memory device. The layer decoding scheme described herein allows for the number of layers or planes to be easily changed with minimal redesign of memory devices.
FIG. 1 illustrates an exemplary three-dimensional memory device 100 that decodes and addresses memory cells using selected vertical planes 102. Memory device 100 includes 1 to N layers (103) having corresponding 1 to N word lines (106) and bit lines (104). Memory cells (not shown) are formed at the intersection of the word lines 106 and bit lines 104 on each layer 103. The word lines 106 of each layer 103 is connected to a word line decoder 108 and the bit lines 104 of each layer 103 is connected to a bit line decoder 110. Each layer 103 is connected to layer decoder 112. In this example, the memory cells may be decoded by defining a separate vertical plane 102 in which vertical plane decoder 112 selects the selected plane 102 via a vertical select transistor 120.
FIG. 2 illustrates an exemplary three-dimensional memory device 200 that decodes or addresses memory cells using a selected horizontal layer or plane 202. Memory device 200 includes 1 to N layers (203) having corresponding 1 to N word lines (206) and bit lines (204). Memory cells (not shown) are formed at the intersection of the word lines 206 and bit lines 204 on each layer 203. The word lines 206 of each layer 203 is connected to a word line decoder 208 and the bit lines 104 of each layer 203 is connected to a bit line decoder 210. Each layer 203 is connected to layer decoder 212. In this example, the memory cells may be decoded by defining separate horizontal layers or planes 202 in which a layer decoder 212 selects the selected horizontal plane 202 via appropriate layer select transistors 220. In one example, a single transistor can be used to select a horizontal plane 202 for decoding or addressing of memory cells. In this example, layer select transistors 220 can be formed on the ground layer of a substrate using conventional techniques. In other examples, corresponding layer select transistors 220 can be formed on individual planes 202 to avoid using space on the substrate.
Referring to selected horizontal plane 202, addressing or accessing memory cells the on the selected plane will now be described. Layer decoder 212 can receive 3D parameters such as a Z parameter for selecting the plane 202 and outputs a signal to activate respective layer select transistors 220 (e.g., the lower select transistor one in FIG. 2) that selects selected plane 202. In other examples, multiple transistors can be activated to select a plane. The word line decoder 208 and/or bit line decoder 210 can receive other 3D parameters such as X and Y parameters to access rows and columns of memory arrays in the selected plane 202. For example, word line decoder 208 can output a signal to activate one or more memory cells and data stored in the memory cells can be read on the bit lines by bit line decoder 210. Thus, memory cells may be decoded or addressed based on the horizontal plane the memory cells are located on.
FIG. 3 illustrates an exemplary memory device 300 having a selected horizontal plane 302 with cross point memory devices 301. Layer select transistors 320 are connected to an array of cross point memory devices 301, any of which can activate or choose the selected plane 302. These transistors 320 can be formed on the same plane as horizontal plane 302 or on a different one such as the ground level of the substrate. The array of cross point memory devices 301 is interconnected with 1 to N word lines (306) and bit lines (304). Examples of cross point memory devices may include multiple functional elements such as a rectifying element (e.g., a diode) and a memory state element (e.g., a fuse, anti-fuse, or a resistance variable device). These functional elements can be treated as separate and isolated devices and can be serially connected. Alternatively, these functional elements can be combined into a single device, such as, for example, a chalcogenide phase change resistor.
FIG. 4 illustrates an exemplary memory device 400 having a selected horizontal plane 402 with transistor memory devices 401. Layer select transistors 420 are connected to an array of transistor memory devices 401, any of which can activate or choose the selected plane 402. These transistors 420 can be formed on the same plane as horizontal plane 402 or one a different one such as the ground level of the substrate. The array of transistor memory devices 401 is interconnected with 1 to N word lines (406) and bit lines (404). Examples of transistor memory devices include a floating gate transistor (e.g., a Si floating gate transistor), a dielectric trapped charge device (e.g., a nitride trapped transistor), or a nanocrystal device (e.g., a Si nanocrystal transistor).
FIG. 5 illustrates an exemplary memory device 500 having layer select transistors 520 on the same plane as the selected plane 502. In this example, one or more layer selecting transistors 520 select a memory array or memory cells in the horizontal plane 502 such that the selecting transistors 520 and the memory arrays or cells are part of the same selected plane 502. FIG. 6 illustrates an exemplary memory device 600 having layer select transistors 620 on the same plane as the selected plane 602 with cross point memory devices 601. These memory devices 601 can be the same as described in FIG. 3. The transistors 620 can be used for selecting, controlling, or addressing the cross point memory devices 601. FIG. 7 illustrates an exemplary memory device 700 having layer select transistors 720 on the same plane as the selected plane 702 with transistor memory devices 701. These memory devices 701 can be the same as described in FIG. 4. The transistors 720 can be used for selecting, controlling, or addressing the transistor memory devices 701. These transistors may be fabricated using conventional semiconductor film processes.
FIG. 8 illustrates an exemplary memory device 800 having layer select transistors 820 on each layer or plane along with interconnections to the plane, word line, and bit line decoders. The 1 to N bit lines (804) are connected to a bit line decoder and the 1 to N word lines (806) are connected to a word line decoder. The 1 to N planes lines are connected to a plane decoder. In this example, one of the plane lines 821 connects to layer select transistors 820 on one of the 1 to N layers or planes (830) having memory arrays. Through such interconnections and the plane, word line, and bit line decoders, various memory arrays or memory cells can be selected, controlled, or addressed on any of the 1 to N planes 830.
For example, in the case of reading data from the memory cells on the top plane of planes 830, a plane decoder outputs an appropriate control signal connected to the gates of the layer select transistors on the top one of the planes 830. This causes the select transistors 820 to turn on, which allows signals to pass through to the bit lines 804. The word line decoder connected to the 1 to N word lines (806) can output appropriate control signals to turn the respective memory cells on in that memory array. The bit line decoder connected the 1 to N bit lines 804 can then read stored data from the memory cells.
FIG. 9 illustrates one example of a select transistor 900. Transistor 900 includes a channel layer 903 formed above source/drain lines 904 and SiO2 layer 905. A gate dielectric 902 is formed above the channel layer 903 and a gate line 901 is formed above the gate dielectric 902. Transistor 900 can be implemented in the examples of FIGS. 1-8, as the layer select transistor. The transistor 900 may include source and drain regions connected to sour/drain lines 904, which may include n-type polysilicon. The channel layer 903 may include a p-type silicon Si layer and formed adjacent to the source and drain regions. The gate dielectric layer 902 may include a silicon dioxide SiO2 layer or a stacked structure comprising SiO2, SiN, and SiO2 layers formed over the channel layer 903. The gate line 901 may include polysilicon formed over the gate dielectric layer 902. The gate lines 901 and source/drain lines 904 can be doped polysilicon lines and include a metal silicide layer to increase conductivity. These lines 901 and 904 can also include W, cobalt Co, Ti titanium, and Ni nickel. The gate lines 901 and source/drain lines 904 can include other suitable metals.
FIG. 10 illustrates another example of a layer select transistor 1000 with stacked structures. In this example, the gate lines 1001 and source/drain lines 1004 are stacked structures including metal silicide layers 1002 and 1005, respectively, sandwiched in between polysilicon layers. The polysilicon layers can be replaced with other suitable semiconductor materials. The metal silicide layers 1002 and 1005 can be used to reduce the polysilicon resistance and improve stacking capability, examples of which include sandwiched silicide structures of polysilicon/TiN/TiSi2 (or Wsi/TiN/polysilicon may be used. In some examples, the layer-selecting transistors may be configured and formed in a way to approximate or duplicate the configuration of the memory cells of the corresponding memory array. By having a similar configuration, the layer-selecting transistors may be manufactured together with other memory cells without any or much changes in the manufacturing process.
FIG. 11A illustrates one example of a three-dimensional schematic diagram neighboring layer selecting transistors having source/drain lines 1104 and gate lines 1101. The transistors depicted in FIG. 11 can be inverted and stacked silicon-oxide-nitride-oxide-silicon (SONOS) type transistors as described in the related application “THREE-DEMENSIONAL MEMORY DEVICES.” FIG. 11B is a cross-sectional view of the memory device of FIG. 11A showing layer select transistor 1120 with respect to gate lines 1101 and source/drain lines 1104. FIG. 12A illustrates another example of a three-dimensional schematic diagram of neighboring layer selecting transistors having source/drain lines 1204 and gate lines 1201. FIG. 12B illustrates one example of a cross-section view of the memory device of FIG. 12A. In this cross-section view, a layer select transistor 1220 and gate insulator 1225 are shown. The gate insulator 1225 can be formed from multiple layers. In one example, the gate insulator 1225 includes a stacked structure of multiple layers including SiO2/SiN/SiO2, used as a nitride trapped charge storage memory.
Referring to FIGS. 12A and 12B, a bit line (i.e., source/drain line 1204) corresponding to the layer select transistor 1220 may be provided with an opened gap. The two ends neighboring the gap can serve as the source and drain regions of the layer select transistor 1220. In one example, an ion implantation process or etching process on the gate line for the layer select transistors may applied to isolate the leakage path between bit lines. In this manner, fabricating the layer select transistor 1220 allows the transistor to be manufactured together with the corresponding bit line of the corresponding memory array without the need for major redesign of the transistor structure and the fabrication processes. Therefore, the manufacturing of the layer-selecting transistors may be incorporated into the manufacturing processes of the memory cells.
As discussed above, the examples consistent with of the invention may provide a three-dimensional memory device. In addition, the examples above may provide a layer decoding scheme for the three-dimensional memory that may allow simplified decoding circuit design. As noted above, the layer-selecting transistors may be placed on the ground layer. Alternatively, the layer-selecting transistors may be placed on the corresponding layer or plane of the memory array that the layer-selecting transistors are designed to address to.
The examples of the layer decoding scheme noted above may be suitable to cross-point memories as well as transistor memories. In some examples, cross-point memory may be fuse memory, antifuse memory, phase-change memory, resistor-changeable memory, or capacitor-changeable memory. In some examples, transistor memory may be floating gate memory, charge-trapping memory, or nanocrystal memory. Additionally, the memory cells in some examples may be nonvolatile or volatile. For the layer-selecting transistors, they can be made of thin-film transistors using single crystal, poly-crystal, amorphous, or polymer semiconductor.
In one example, the use of a layer decoding scheme may reduce design complexity. Furthermore, products with a three-dimensional matrix design may easily vary the density of memory cells by varying the layer number without changing the circuits. And the layer decoding scheme using layer-selecting transistors placed on the corresponding layers may reduce the chip area needed for the entire memory device.
The foregoing disclosure of various examples consistent with the present invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Many variations and modifications can be made to the examples described herein without departing from the scope of the intention. The scope of the invention is to be defined only by the claims appended hereto, and by their equivalents.
Further, in describing those examples, the specification may have presented the method and/or process in a particular sequence of steps. However, to the extent that the method or process does not rely on the particular order of steps set forth herein, the method or process should not be limited to the particular sequence of steps described. As one of ordinary skill in the art would appreciate, other sequences of steps may be possible. Therefore, the particular order of the steps set forth in the specification should not be construed as limitations on the claims. In addition, the claims directed to the method and/or process of the present invention should not be limited to the performance of their steps in the order written, and one skilled in the art can readily appreciate that the sequences may be varied and still remain within the spirit and scope of the present invention.
It will be appreciated by those skilled in the art that changes could be made to the embodiments described above without departing from the broad inventive concept thereof. It is understood, therefore, that this invention is not limited to the particular embodiments disclosed, but it is intended to cover modifications within the spirit and scope of the present invention as defined by the appended claims.

Claims (13)

1. A memory device comprising:
a plurality of planes of memory arrays, each memory array including a plurality of memory cells;
a plurality of word lines and bit lines coupled to the memory cells in each plane; and
at least one transistor to select at least one of the memory arrays.
2. The memory device of claim 1, further comprising:
a decoder to activate the at least one transistor.
3. The memory device of claim 2, wherein the decoder selects one of the memory arrays in a horizontal plane.
4. The memory device of claim 2, wherein at least one transistor is located on the same or different plane as the selected memory array.
5. The memory device of claim 1, wherein the memory cells include a cross point memory device or a transistor memory device.
6. A memory device comprising:
at least two layers of memory arrays each containing at least four memory cells;
at least two word lines in each layer coupled with the memory cells of the corresponding layer;
at least two bit lines in each layer coupled with the memory cells of the corresponding layer; and
at least a set of layer-selecting transistors for each layer, each set of the layer-selecting transistors being coupled to the memory cells of the corresponding layer.
7. The memory device of claim 6, wherein each set of the layer-selecting transistors is coupled to the memory cells of the corresponding layer through the bit lines coupled to the memory cells of that layer.
8. The memory device of claim 6, wherein each set of the layer-selecting transistors is coupled to memory cells of the corresponding layer through the word lines coupled to the memory cells of the layer.
9. The memory device of claim 6, wherein each set of the layer-selecting transistors is controlled by a plane decoding signal.
10. The memory device of claim 6, wherein at least one set of the layer-selecting transistors is placed on the corresponding layer along with the memory cells of that layer.
11. The memory device of claim 6, wherein at least one set of the layer-selecting transistors is placed on at least one of a ground layer and a raised layer of the memory device.
12. The memory device of claim 6, wherein at least one set of the layer-selecting transistors comprises at least one of a floating-gate device, a thin film transistor, and a dielectric-trapped-charge device.
13. The memory device of claim 6, wherein the memory device is a three-dimensional memory device.
US11/385,360 2005-03-21 2006-03-21 Three-dimensional memory devices and methods of manufacturing and operating the same Active 2027-01-05 US7554873B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US11/385,360 US7554873B2 (en) 2005-03-21 2006-03-21 Three-dimensional memory devices and methods of manufacturing and operating the same
US12/471,411 US7911856B2 (en) 2005-03-21 2009-05-25 Three-dimensional memory devices and methods of manufacturing and operating the same
US13/022,588 US8674459B2 (en) 2005-03-21 2011-02-07 Three-dimensional memory devices and methods of manufacturing and operating the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US66386605P 2005-03-21 2005-03-21
US11/385,360 US7554873B2 (en) 2005-03-21 2006-03-21 Three-dimensional memory devices and methods of manufacturing and operating the same

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/471,411 Division US7911856B2 (en) 2005-03-21 2009-05-25 Three-dimensional memory devices and methods of manufacturing and operating the same

Publications (2)

Publication Number Publication Date
US20060233082A1 US20060233082A1 (en) 2006-10-19
US7554873B2 true US7554873B2 (en) 2009-06-30

Family

ID=37030673

Family Applications (4)

Application Number Title Priority Date Filing Date
US11/385,360 Active 2027-01-05 US7554873B2 (en) 2005-03-21 2006-03-21 Three-dimensional memory devices and methods of manufacturing and operating the same
US11/385,061 Active 2027-07-29 US7589368B2 (en) 2005-03-21 2006-03-21 Three-dimensional memory devices
US12/471,411 Active 2026-07-12 US7911856B2 (en) 2005-03-21 2009-05-25 Three-dimensional memory devices and methods of manufacturing and operating the same
US13/022,588 Active 2027-03-14 US8674459B2 (en) 2005-03-21 2011-02-07 Three-dimensional memory devices and methods of manufacturing and operating the same

Family Applications After (3)

Application Number Title Priority Date Filing Date
US11/385,061 Active 2027-07-29 US7589368B2 (en) 2005-03-21 2006-03-21 Three-dimensional memory devices
US12/471,411 Active 2026-07-12 US7911856B2 (en) 2005-03-21 2009-05-25 Three-dimensional memory devices and methods of manufacturing and operating the same
US13/022,588 Active 2027-03-14 US8674459B2 (en) 2005-03-21 2011-02-07 Three-dimensional memory devices and methods of manufacturing and operating the same

Country Status (2)

Country Link
US (4) US7554873B2 (en)
CN (1) CN100505268C (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080016414A1 (en) * 2000-06-22 2008-01-17 Contour Semiconductor, Inc. Low Cost High Density Rectifier Matrix Memory
US20080109775A1 (en) * 2004-02-06 2008-05-08 Unity Semiconductor Corporation Combined memories in integrated circuits
US20090109726A1 (en) * 2007-10-29 2009-04-30 Shepard Daniel R Non-linear conductor memory
US20090225621A1 (en) * 2008-03-05 2009-09-10 Shepard Daniel R Split decoder storage array and methods of forming the same
US20090296445A1 (en) * 2008-06-02 2009-12-03 Shepard Daniel R Diode decoder array with non-sequential layout and methods of forming the same
US20100054015A1 (en) * 2008-08-26 2010-03-04 Samsung Electronics Co., Ltd Non-volatile memory device and method of operating the same
US20100085830A1 (en) * 2008-10-07 2010-04-08 Shepard Daniel R Sequencing Decoder Circuit
US20100091541A1 (en) * 2008-10-10 2010-04-15 Samsung Electronics Co., Ltd. Stacked memory device and method thereof
US20100161308A1 (en) * 2008-12-22 2010-06-24 Unity Semiconductor Corporation Multi-structured memory
USRE41733E1 (en) 1996-03-05 2010-09-21 Contour Semiconductor, Inc. Dual-addressed rectifier storage device
US20110188282A1 (en) * 2010-02-02 2011-08-04 Unity Semiconductor Corporation Memory architectures and techniques to enhance throughput for cross-point arrays
US20140209846A1 (en) * 2013-01-30 2014-07-31 Kabushiki Kaisha Toshiba Non-volatile memory device and method of manufacturing the same
US8837222B2 (en) 2011-10-26 2014-09-16 Micron Technology, Inc. Methods and apparatuses including a select transistor having a body region including monocrystalline semiconductor material and/or at least a portion of its gate located in a substrate
US10340312B2 (en) 2004-02-06 2019-07-02 Hefei Reliance Memory Limited Memory element with a reactive metal layer
US11037987B2 (en) 2011-09-30 2021-06-15 Hefei Reliance Memory Limited Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US11659705B2 (en) * 2021-05-21 2023-05-23 Micron Technology, Inc. Thin film transistor deck selection in a memory device

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080283901A1 (en) * 2007-05-15 2008-11-20 Walker Andrew J Nonvolatile memory with multiple bits per cell
KR100909968B1 (en) * 2007-06-12 2009-07-29 삼성전자주식회사 Three-dimensional flash memory device with improved driving method and driving method
WO2009061834A1 (en) * 2007-11-05 2009-05-14 Contour Semiconductor, Inc. Low-cost, high-density rectifier matrix memory
US8072023B1 (en) 2007-11-12 2011-12-06 Marvell International Ltd. Isolation for non-volatile memory cell array
CN101621037B (en) * 2008-07-03 2011-10-05 中芯国际集成电路制造(上海)有限公司 TFT SAS memory cell structure
KR20100038986A (en) * 2008-10-07 2010-04-15 삼성전자주식회사 Multi-layered memory apparatus comprising oxide thin film transistor
KR20100083566A (en) 2009-01-14 2010-07-22 삼성전자주식회사 Non-volatile memory device having stack structure, memory card and electronic system
US8514637B2 (en) * 2009-07-13 2013-08-20 Seagate Technology Llc Systems and methods of cell selection in three-dimensional cross-point array memory devices
CN101996951B (en) * 2009-08-20 2013-09-11 中芯国际集成电路制造(上海)有限公司 Nonvolatile memory structure and forming method thereof
US8208312B1 (en) 2009-09-22 2012-06-26 Novocell Semiconductor, Inc. Non-volatile memory element integratable with standard CMOS circuitry
US8199590B1 (en) * 2009-09-25 2012-06-12 Novocell Semiconductor, Inc. Multiple time programmable non-volatile memory element
US8134859B1 (en) * 2009-09-25 2012-03-13 Novocell Semiconductor, Inc. Method of sensing a programmable non-volatile memory element
CN102097490A (en) * 2009-12-15 2011-06-15 中芯国际集成电路制造(上海)有限公司 Method for manufacturing double-bit flash memory
CN102097385B (en) * 2009-12-15 2014-05-07 中芯国际集成电路制造(上海)有限公司 Method for manufacturing two-bit flash memory
CN102097383B (en) * 2009-12-15 2013-06-19 中芯国际集成电路制造(上海)有限公司 Method for manufacturing double-bit flash memory
CN102110658B (en) * 2009-12-29 2013-07-17 中芯国际集成电路制造(上海)有限公司 Method for fabricating dibit flash memory
US8351234B2 (en) 2010-04-29 2013-01-08 Hewlett-Packard Development Company, L.P. Extensible three dimensional circuit having parallel array channels
US8569734B2 (en) * 2010-08-04 2013-10-29 Micron Technology, Inc. Forming resistive random access memories together with fuse arrays
US8796754B2 (en) * 2011-06-22 2014-08-05 Macronix International Co., Ltd. Multi level programmable memory structure with multiple charge storage structures and fabricating method thereof
US8913443B2 (en) 2011-09-19 2014-12-16 Conversant Intellectual Property Management Inc. Voltage regulation for 3D packages and method of manufacturing same
CN104380382A (en) * 2012-03-26 2015-02-25 英特尔公司 Three-dimensional memory control circuit
US8693253B2 (en) * 2012-04-30 2014-04-08 Design Express Limited Vertically stackable NAND flash memory
US9117503B2 (en) * 2012-08-29 2015-08-25 Micron Technology, Inc. Memory array plane select and methods
US8902650B2 (en) 2012-08-30 2014-12-02 Micron Technology, Inc. Memory devices and operating methods for a memory device
EP2961705B1 (en) 2013-02-26 2018-05-23 Corning Incorporated Porous inorganic layer compatible with ion exchange processes
TWI506649B (en) * 2013-08-30 2015-11-01 Micron Technology Inc Memory array plane select
US9875789B2 (en) * 2013-11-22 2018-01-23 Taiwan Semiconductor Manufacturing Company, Ltd. 3D structure for advanced SRAM design to avoid half-selected issue
US9558791B2 (en) 2013-12-05 2017-01-31 Taiwan Semiconductor Manufacturing Company Limited Three-dimensional static random access memory device structures
US9263461B2 (en) 2014-03-07 2016-02-16 Micron Technology, Inc. Apparatuses including memory arrays with source contacts adjacent edges of sources
KR20150124517A (en) * 2014-04-28 2015-11-06 에스케이하이닉스 주식회사 Electronic device
US9299767B1 (en) * 2014-09-26 2016-03-29 Intel Corporation Source-channel interaction in 3D circuit
CN106486144B (en) * 2015-08-31 2019-05-14 旺宏电子股份有限公司 memory structure
RU2625023C2 (en) * 2015-11-12 2017-07-11 Дмитриенко Владимир Григорьевич Method of exchanging data with memory cells or other devices and their addressing
US10515810B2 (en) * 2018-04-10 2019-12-24 Macronix International Co., Ltd. Self-aligned di-silicon silicide bit line and source line landing pads in 3D vertical channel memory
US10559337B1 (en) 2018-11-30 2020-02-11 Micron Technology, Inc. Vertical decoder
CN110265292B (en) * 2019-04-26 2021-07-27 芯盟科技有限公司 Three-dimensional memory and manufacturing method
US12336188B2 (en) * 2020-05-15 2025-06-17 Institute of Microelectronics, Chinese Academy of Sciences Two-dimensional material-based selector with stack unit, memory unit, array, and method of operating the same
WO2021240203A1 (en) * 2020-05-25 2021-12-02 Micron Technology, Inc. Improved vertical 3d memory device and accessing method
CN119893980A (en) * 2023-10-24 2025-04-25 北京超弦存储器研究院 Storage unit, storage, access method of storage and electronic equipment

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5835396A (en) 1996-10-17 1998-11-10 Zhang; Guobiao Three-dimensional read-only memory
US5991186A (en) * 1991-03-28 1999-11-23 Texas Instruments Incorporated Four-bit block write for a wide input/output random access memory in a data processing system
US6034882A (en) 1998-11-16 2000-03-07 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6504742B1 (en) 2001-10-31 2003-01-07 Hewlett-Packard Company 3-D memory device for large storage capacity
US6687147B2 (en) * 2002-04-02 2004-02-03 Hewlett-Packard Development Company, L.P. Cubic memory array with diagonal select lines
US6781858B2 (en) * 2002-04-02 2004-08-24 Hewlett-Packard Development Company, L.P. Cubic memory array

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6143593A (en) * 1998-09-29 2000-11-07 Conexant Systems, Inc. Elevated channel MOSFET
US6841813B2 (en) * 2001-08-13 2005-01-11 Matrix Semiconductor, Inc. TFT mask ROM and method for making same
US7064978B2 (en) * 2002-07-05 2006-06-20 Aplus Flash Technology, Inc. Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layout
DE10254155B4 (en) * 2002-11-20 2010-12-09 Infineon Technologies Ag Mask-programmable ROM device
US7233024B2 (en) * 2003-03-31 2007-06-19 Sandisk 3D Llc Three-dimensional memory device incorporating segmented bit line memory array
US7335906B2 (en) * 2003-04-03 2008-02-26 Kabushiki Kaisha Toshiba Phase change memory device
US6927414B2 (en) * 2003-06-17 2005-08-09 International Business Machines Corporation High speed lateral heterojunction MISFETs realized by 2-dimensional bandgap engineering and methods thereof
JP2005072093A (en) * 2003-08-20 2005-03-17 Oki Electric Ind Co Ltd Semiconductor device
US7119417B2 (en) * 2003-09-25 2006-10-10 Matsushita Electric Industrial Co., Ltd. Semiconductor device and fabrication method thereof
KR100568872B1 (en) * 2004-11-29 2006-04-10 삼성전자주식회사 Circuit wiring arrangement structure in semiconductor memory device
US7244981B2 (en) * 2005-02-25 2007-07-17 Micron Technology, Inc. Scalable high performance non-volatile memory cells using multi-mechanism carrier transport
US7317641B2 (en) * 2005-06-20 2008-01-08 Sandisk Corporation Volatile memory cell two-pass writing method
US7663900B2 (en) * 2007-12-31 2010-02-16 Hitachi Global Storage Technologies Netherlands B.V. Tree-structure memory device
US8295087B2 (en) * 2008-06-16 2012-10-23 Aplus Flash Technology, Inc. Row-decoder and select gate decoder structures suitable for flashed-based EEPROM operating below +/− 10v BVDS

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5991186A (en) * 1991-03-28 1999-11-23 Texas Instruments Incorporated Four-bit block write for a wide input/output random access memory in a data processing system
US5835396A (en) 1996-10-17 1998-11-10 Zhang; Guobiao Three-dimensional read-only memory
US6034882A (en) 1998-11-16 2000-03-07 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6504742B1 (en) 2001-10-31 2003-01-07 Hewlett-Packard Company 3-D memory device for large storage capacity
US6687147B2 (en) * 2002-04-02 2004-02-03 Hewlett-Packard Development Company, L.P. Cubic memory array with diagonal select lines
US6781858B2 (en) * 2002-04-02 2004-08-24 Hewlett-Packard Development Company, L.P. Cubic memory array

Cited By (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE41733E1 (en) 1996-03-05 2010-09-21 Contour Semiconductor, Inc. Dual-addressed rectifier storage device
USRE42310E1 (en) 1996-03-05 2011-04-26 Contour Semiconductor, Inc. Dual-addressed rectifier storage device
US20080016414A1 (en) * 2000-06-22 2008-01-17 Contour Semiconductor, Inc. Low Cost High Density Rectifier Matrix Memory
US8358525B2 (en) 2000-06-22 2013-01-22 Contour Semiconductor, Inc. Low cost high density rectifier matrix memory
US20110019455A1 (en) * 2000-06-22 2011-01-27 Contour Semiconductor, Inc. Low cost high density rectifier matrix memory
US7826244B2 (en) 2000-06-22 2010-11-02 Contour Semiconductor, Inc. Low cost high density rectifier matrix memory
US10340312B2 (en) 2004-02-06 2019-07-02 Hefei Reliance Memory Limited Memory element with a reactive metal layer
US10680171B2 (en) 2004-02-06 2020-06-09 Hefei Reliance Memory Limited Two-terminal reversibly switchable memory device
US11672189B2 (en) 2004-02-06 2023-06-06 Hefei Reliance Memory Limited Two-terminal reversibly switchable memory device
US11502249B2 (en) 2004-02-06 2022-11-15 Hefei Reliance Memory Limited Memory element with a reactive metal layer
US11063214B2 (en) 2004-02-06 2021-07-13 Hefei Reliance Memory Limited Two-terminal reversibly switchable memory device
US10833125B2 (en) 2004-02-06 2020-11-10 Hefei Reliance Memory Limited Memory element with a reactive metal layer
US20090303772A1 (en) * 2004-02-06 2009-12-10 Unity Semiconductor Corporation Two-Terminal Reversibly Switchable Memory Device
US20080109775A1 (en) * 2004-02-06 2008-05-08 Unity Semiconductor Corporation Combined memories in integrated circuits
US10224480B2 (en) 2004-02-06 2019-03-05 Hefei Reliance Memory Limited Two-terminal reversibly switchable memory device
US9831425B2 (en) 2004-02-06 2017-11-28 Unity Semiconductor Corporation Two-terminal reversibly switchable memory device
US8020132B2 (en) * 2004-02-06 2011-09-13 Unity Semiconductor Corporation Combined memories in integrated circuits
US8141021B2 (en) * 2004-02-06 2012-03-20 Unity Semiconductor Corporation Combined memories in integrated circuits
US20120176840A1 (en) * 2004-02-06 2012-07-12 Unity Semiconductor Corporation Combined Memories In Integrated Circuits
US9159913B2 (en) 2004-02-06 2015-10-13 Unity Semiconductor Corporation Two-terminal reversibly switchable memory device
US8347254B2 (en) * 2004-02-06 2013-01-01 Unity Semiconductor Corporation Combined memories in integrated circuits
US7813157B2 (en) 2007-10-29 2010-10-12 Contour Semiconductor, Inc. Non-linear conductor memory
US20090109726A1 (en) * 2007-10-29 2009-04-30 Shepard Daniel R Non-linear conductor memory
US20090225621A1 (en) * 2008-03-05 2009-09-10 Shepard Daniel R Split decoder storage array and methods of forming the same
US20090296445A1 (en) * 2008-06-02 2009-12-03 Shepard Daniel R Diode decoder array with non-sequential layout and methods of forming the same
US8289747B2 (en) * 2008-08-26 2012-10-16 Samsung Electronics Co., Ltd. Non-volatile memory device and method of operating the same
US20100054015A1 (en) * 2008-08-26 2010-03-04 Samsung Electronics Co., Ltd Non-volatile memory device and method of operating the same
US20100085830A1 (en) * 2008-10-07 2010-04-08 Shepard Daniel R Sequencing Decoder Circuit
US8325556B2 (en) 2008-10-07 2012-12-04 Contour Semiconductor, Inc. Sequencing decoder circuit
US20100091541A1 (en) * 2008-10-10 2010-04-15 Samsung Electronics Co., Ltd. Stacked memory device and method thereof
US8547719B2 (en) * 2008-10-10 2013-10-01 Samsung Electronics Co., Ltd. Stacked memory device and method thereof
US20100161308A1 (en) * 2008-12-22 2010-06-24 Unity Semiconductor Corporation Multi-structured memory
US20110188282A1 (en) * 2010-02-02 2011-08-04 Unity Semiconductor Corporation Memory architectures and techniques to enhance throughput for cross-point arrays
US8638584B2 (en) 2010-02-02 2014-01-28 Unity Semiconductor Corporation Memory architectures and techniques to enhance throughput for cross-point arrays
US11037987B2 (en) 2011-09-30 2021-06-15 Hefei Reliance Memory Limited Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US11289542B2 (en) 2011-09-30 2022-03-29 Hefei Reliance Memory Limited Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US11765914B2 (en) 2011-09-30 2023-09-19 Hefei Reliance Memory Limited Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US9711514B2 (en) 2011-10-26 2017-07-18 Micron Technology, Inc. Methods and apparatuses including a select transistor having a body region including monocrystalline semiconductor material and/or at least a portion of its gate located in a substrate
US9263460B2 (en) 2011-10-26 2016-02-16 Micron Technology, Inc. Methods and apparatuses including a select transistor having a body region including monocrystalline semiconductor material and/or at least a portion of its gate located in a substrate
US8837222B2 (en) 2011-10-26 2014-09-16 Micron Technology, Inc. Methods and apparatuses including a select transistor having a body region including monocrystalline semiconductor material and/or at least a portion of its gate located in a substrate
US9257484B2 (en) * 2013-01-30 2016-02-09 Kabushiki Kaisha Toshiba Non-volatile memory device and method of manufacturing the same
US20140209846A1 (en) * 2013-01-30 2014-07-31 Kabushiki Kaisha Toshiba Non-volatile memory device and method of manufacturing the same
US11659705B2 (en) * 2021-05-21 2023-05-23 Micron Technology, Inc. Thin film transistor deck selection in a memory device
US12069847B2 (en) 2021-05-21 2024-08-20 Micron Technology, Inc. Thin film transistor deck selection in a memory device

Also Published As

Publication number Publication date
US20110121411A1 (en) 2011-05-26
US20060208304A1 (en) 2006-09-21
US7911856B2 (en) 2011-03-22
US7589368B2 (en) 2009-09-15
US20060233082A1 (en) 2006-10-19
US8674459B2 (en) 2014-03-18
CN1841748A (en) 2006-10-04
CN100505268C (en) 2009-06-24
US20090231942A1 (en) 2009-09-17

Similar Documents

Publication Publication Date Title
US7554873B2 (en) Three-dimensional memory devices and methods of manufacturing and operating the same
US6737675B2 (en) High density 3D rail stack arrays
US7817466B2 (en) Semiconductor array including a matrix of cells and a method of making a semiconductor array having a matrix of cells
US7157305B2 (en) Forming multi-layer memory arrays
US8637870B2 (en) Three-dimensional memory device incorporating segmented array line memory array
US7705388B2 (en) Nonvolatile semiconductor memory device has source-line-side diode formed in a contact for connecting source line and memory cell string in direction perpendicular to substrate
KR101144440B1 (en) Non-volatile memory and the manufacturing method thereof
JP4350459B2 (en) Nonvolatile semiconductor memory device
KR102889679B1 (en) Semiconductor memory device
US7715246B1 (en) Mask ROM with light bit line architecture
US6583490B2 (en) One time programmable semiconductor nonvolatile memory device and method for production of same
US11955201B2 (en) Memory device
JP2007513455A (en) NAND memory array incorporating a plurality of serial selection devices and operation method thereof
US12266424B2 (en) Memory circuit and method of operating same
US10541273B2 (en) Vertical thin film transistors with isolation
CN101702328B (en) Three-dimensional memory element and method of operation thereof
CN114639773A (en) Semiconductor structure, memory unit and memory array
US20250372169A1 (en) Memory device including conductive contacts aligned with support structures

Legal Events

Date Code Title Description
AS Assignment

Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, MING HSIU;SHIH, YEN HAO;REEL/FRAME:017832/0689

Effective date: 20060407

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12