US7359277B2 - High speed power-gating technique for integrated circuit devices incorporating a sleep mode of operation - Google Patents

High speed power-gating technique for integrated circuit devices incorporating a sleep mode of operation Download PDF

Info

Publication number
US7359277B2
US7359277B2 US10/776,101 US77610104A US7359277B2 US 7359277 B2 US7359277 B2 US 7359277B2 US 77610104 A US77610104 A US 77610104A US 7359277 B2 US7359277 B2 US 7359277B2
Authority
US
United States
Prior art keywords
output stage
voltage source
coupled
power
sleep mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/776,101
Other versions
US20050052936A1 (en
Inventor
Kim C. Hardee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
United Memories Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp, United Memories Inc filed Critical Sony Corp
Priority to US10/776,101 priority Critical patent/US7359277B2/en
Assigned to SONY CORPORATION, UNITED MEMORIES, INC. reassignment SONY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HARDEE, KIM C.
Priority to JP2004233321A priority patent/JP3899092B2/en
Publication of US20050052936A1 publication Critical patent/US20050052936A1/en
Priority to US11/198,031 priority patent/US7372765B2/en
Application granted granted Critical
Publication of US7359277B2 publication Critical patent/US7359277B2/en
Assigned to SONY CORPORATION reassignment SONY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: UNITED MEMORIES INC.
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1096—Write circuits, e.g. I/O line write drivers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2227—Standby or low power modes

Definitions

  • the present invention is related to, and claims priority from, U.S. Provisional Patent Application Ser. No. 60/500,126 filed Sep. 4, 2003 for: “0.6V 205 MHz 19.5 nsec TRC 16 Mb Embedded DRAM” the disclosure of which is herein specifically incorporated in its entirety by this reference.
  • the present invention is further related to the subject matter disclosed in U.S. patent applications Ser. No. 10/776,103 entitled: “Sense Amplifier Power-Gating Technique for Integrated Circuit Memory Devices and Those Devices Incorporating Embedded Dynamic Random Access Memory (DRAM)” and Ser. No.
  • the present invention relates, in general, to the field of integrated circuit (IC) devices. More particularly, the present invention relates to a high speed power-gating technique for integrated circuit devices incorporating a Sleep Mode of operation.
  • IC integrated circuit
  • Power-gating has been used in conjunction with various circuits to reduce Sleep Mode power. Conventionally, this is achieved by adding transistors in the VCC and VSS supply paths to the circuit. These power gate transistors are turned “on” during an Active Mode of operation and turned “off” during Sleep Mode to reduce the total static current due to transistor “off” current. Typically, the gate terminals of the power gate transistors are forced to higher than VCC (in the case of P-channel devices) or lower than VSS (in the case of N-channel devices) voltage levels so that their voltage gate-to-source (V GS ) is negative. This reduces the “off” current of these transistors significantly.
  • VCC in the case of P-channel devices
  • VSS in the case of N-channel devices
  • a high speed power-gating technique for integrated circuit devices incorporating a Sleep Mode of operation wherein an output stage is connected directly to VCC and VSS.
  • the gate of the N-channel output transistor is driven below VSS in Sleep Mode (alternatively, the P-channel transistor can be driven above VCC in Sleep Mode).
  • V GS gate-to-source voltage
  • the switching speed of the output stage is not impacted, and the preceding stage can be made smaller than that of the output stage (on the order of approximately one third to one fifth the size) and, therefore, the current surge through the power-gate transistors will be small compared to that experienced with conventional power-gating approaches.
  • a power-gating technique for an integrated circuit device having a Sleep Mode of operation comprising providing an output stage coupled between a supply voltage source and a reference voltage source and driving a gate terminal of at least one element of the output stage to a level above that of the supply voltage source or below that of the reference voltage source in the Sleep Mode of operation.
  • a circuit comprising an output stage including first and second series coupled transistors coupled between a supply voltage source and a reference voltage source with the output stage comprising an input terminal and an output terminal thereof.
  • a power-gating circuit is coupled to a preceding stage of the output stage for applying a voltage level to a gate terminal of the first transistor greater than that of the supply voltage source in response to a Sleep Mode of operation.
  • the power-gating circuit applies a voltage level to a gate terminal of the second transistor lesser than that of the reference voltage source in response to the Sleep Mode of operation.
  • an integrated circuit device including a power-gated write data driver circuit for a memory array.
  • the driver circuit comprises at least a first stage coupled between a control node and a power-gated supply voltage line, an output stage coupled between a supply voltage source and the reference voltage source with an input to the output stage being coupled to an output of the at least first stage.
  • a power-gating circuit is coupled to the control node for driving the input of the output stage to a level lower than that of the reference voltage source level in response to a Sleep Mode of operation.
  • the power-gating circuit may drive the input to a level higher than that of the supply voltage source level in response to the Sleep Mode of operation.
  • FIG. 1 is a schematic illustration of a conventional power-gating technique employed in a write data driver power-gating circuit in which large P-channel and N-channel power-gating transistors are used to couple and decouple the write data driver to respective VCC and VSS sources in Active and Sleep Modes of operation;
  • FIG. 2 is a schematic illustration of an exemplary implementation of the high speed power-gating technique of the present invention for use, for example, in a comparable write data driver circuit in which the output stage is coupled directly to VCC and VSS and the gate of the output stage N-channel device is driven below VSS in Sleep Mode; and
  • FIG. 3 is a schematic illustration of an output stage for a write data driver circuit in which the output stage is coupled directly to VCC and VSS and the gate of the output stage N-channel device is driven above VCC in a Sleep Mode.
  • FIG. 1 a schematic illustration of a conventional power-gating technique employed in a write data driver power-gating circuit 100 is shown for use in an integrated circuit memory device or other device incorporating embedded memory.
  • the circuit 100 illustrates an exemplary write data driver 102 which may be one of two hundred and fifty six or more such circuits forming a portion of an integrated circuit memory device or embedded memory array.
  • Each of the write data drivers 102 are coupled to a power-gated supply voltage line 104 and a correspondingly power-gated reference voltage line 106 as shown.
  • the power-gated supply voltage line 104 is selectively coupled and decoupled to a supply voltage line (VCC) through a large P-channel transistor 108 which has its gate terminal 110 coupled to receive an input signal indicative of an Active Mode ( ⁇ 0.3V) and a Sleep Mode (VCC+0.3V) of operation respectively.
  • the power-gated reference voltage line 106 is selectively coupled and decoupled to a reference voltage line (VSS) through a similarly large N-channel transistor 112 which has its gate terminal 114 coupled to receive a corresponding input signal indicative of the Active (VCC+0.3V) and Sleep Modes ( ⁇ 0.3V) of operation respectively.
  • the write data drivers 102 comprise a first inverter stage 118 , comprising series connected P-channel and N-channel transistors coupled between VCC and the power-gated reference voltage line 106 having an input 116 which is at 0V during a Sleep Mode of operation.
  • the output of the inverter stage 118 is coupled to the input of another complementary metal oxide semiconductor (CMOS) inverter stage 120 which is coupled between the power-gated supply voltage line 104 and VSS and the output of the inverter stage 120 is coupled to the input of an output stage 124 comprising another CMOS inverter which is coupled between VCC and the power-gated reference voltage line 106 and not VSS directly.
  • CMOS complementary metal oxide semiconductor
  • the output stage 124 supplies a write data signal on output line 126 .
  • conventional power-gating techniques can be applied to reduce Sleep Mode power in integrated circuit devices.
  • large power-gating transistors 108 and 112 are added between the power-gated circuitry (in this case, write data drivers 102 ) and the supply voltage source (VCC) and the reference voltage level (VSS or circuit ground). This approach is effective if the power-gate transistors 108 , 112 can be shared by a large number of circuits that do not switch at the same time. However, in the case where there are a large number of circuits that switch at the same time, a better power-gating solution is needed.
  • FIG. 2 a schematic illustration of an exemplary implementation of the high speed power-gating technique of the present invention is shown for use, for example, in a comparable write data driver circuit 200 in which the output stage is coupled directly to VCC and VSS and the gate of the output stage N-channel device is driven below VSS in Sleep Mode.
  • the circuit 200 illustrates an improved, exemplary write data driver 202 which may also be one of two hundred and fifty six or more such circuits forming a portion of an integrated circuit memory device or embedded memory array.
  • Each of the improved write data drivers 202 are partially coupled to a power-gated supply voltage line 204 and a correspondingly power-gated reference voltage line 206 as shown.
  • the power-gated supply voltage line 204 is selectively coupled and decoupled to VCC through a P-channel transistor 208 which has its gate terminal 210 coupled to receive an input signal indicative of an Active Mode ( ⁇ 0.3V) and a Sleep Mode (VCC+0.3V) of operation respectively.
  • the power-gated reference voltage line 206 is selectively coupled and decoupled to VSS through a relatively smaller N-channel transistor 212 (with respect to transistor 112 of FIG. 1 ) which has its gate terminal 214 coupled to receive a corresponding input signal indicative of the Active (VCC+0.3V) and Sleep Modes ( ⁇ 0.3V) of operation respectively.
  • the write data drivers 202 comprise a first stage 218 , comprising series connected P-channel and N-channel transistors coupled between VCC and the power-gated reference voltage line 206 having an input 216 which is at 0V during a Sleep Mode of operation.
  • the output of the first stage 218 is coupled to the input of another CMOS stage 220 which is coupled between the power-gated supply voltage line 204 and a node 230 .
  • the output of the inverter stage 220 at node 232 is coupled to the input of an output stage 224 comprising a CMOS inverter which is directly coupled between VCC VSS.
  • the output stage 224 supplies a write data signal on output line 226 .
  • An Active Mode signal of VCC and corresponding Sleep Mode signal of ⁇ 0.3V is applied on node 234 coupled to the gate terminal of N-channel transistor 236 which has its drain terminal coupled to node 230 and its source terminal coupled to VSS.
  • Node 234 is also coupled to the gate terminals of series coupled P-channel transistor 238 and N-channel transistor 240 which are coupled between VCC and a source of ⁇ 0.3V.
  • the node 242 coupled to the drain terminals of transistors 238 and 240 is also coupled to the gate terminal of N-channel transistor 244 which has its drain terminal coupled to node 230 and its source terminal also coupled to a source of ⁇ 0.3V.
  • the switching speed of the output stage 224 is not impacted, and the preceding stage 220 may be made smaller than the output stage 224 of on the order of approximately one third to one fifth the size. Therefore, the current surge through the power-gate transistor 212 will be relatively small compared to that through transistor 112 in the conventional approach of FIG. 1 .
  • the write data driver circuit 200 functions as follows.
  • transistor 236 is turned “on” holding node 230 at VSS (0V). Therefore, node 232 switches between VCC and VSS as the circuit 202 in the dashed lines switches from one logic state to another.
  • transistor 236 is turned “off” and transistor 244 is turned “on”. This drives node 230 to a voltage below VSS ( ⁇ 0.3V).
  • the input to the circuit is driven to 0V so that node 232 is driven below VSS. Therefore, the gate of the N-channel transistor in the output stage 224 is held at a voltage below VSS. Since the source of this transistor is connected to VSS, its V GS is negative, which reduces the “off” current through it.
  • the gate of the N-channel transistor of the output stage 224 is shown as being driven below VSS, the principles of the present invention would likewise pertain to those circuit implementations ( FIG. 3 ) wherein the gate of the output P-channel transistor of the output stage 224 were also, or alternatively, driven above VCC (e.g. VCC+0.3V).

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Dram (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A high speed power-gating technique for an integrated circuit device having a Sleep Mode of operation comprises providing an output stage coupled between a supply voltage source and a reference voltage source and driving a gate terminal of least one element of the output stage to a level above that of the supply voltage source or below that of the reference voltage source in the Sleep Mode of operation.

Description

CROSS REFERENCE TO RELATED PATENT APPLICATIONS
The present invention is related to, and claims priority from, U.S. Provisional Patent Application Ser. No. 60/500,126 filed Sep. 4, 2003 for: “0.6V 205 MHz 19.5 nsec TRC 16 Mb Embedded DRAM” the disclosure of which is herein specifically incorporated in its entirety by this reference. The present invention is further related to the subject matter disclosed in U.S. patent applications Ser. No. 10/776,103 entitled: “Sense Amplifier Power-Gating Technique for Integrated Circuit Memory Devices and Those Devices Incorporating Embedded Dynamic Random Access Memory (DRAM)” and Ser. No. 10/776,054 entitled “Column Read Amplifier Power-Gating Technique for Integrated Circuit Memory Devices and Those Devices Incorporating Embedded Dynamic Random Access Memory (DRAM)”, the disclosures of which are herein specifically incorporated by this reference in its entirety.
BACKGROUND OF THE INVENTION
The present invention relates, in general, to the field of integrated circuit (IC) devices. More particularly, the present invention relates to a high speed power-gating technique for integrated circuit devices incorporating a Sleep Mode of operation.
Power-gating has been used in conjunction with various circuits to reduce Sleep Mode power. Conventionally, this is achieved by adding transistors in the VCC and VSS supply paths to the circuit. These power gate transistors are turned “on” during an Active Mode of operation and turned “off” during Sleep Mode to reduce the total static current due to transistor “off” current. Typically, the gate terminals of the power gate transistors are forced to higher than VCC (in the case of P-channel devices) or lower than VSS (in the case of N-channel devices) voltage levels so that their voltage gate-to-source (VGS) is negative. This reduces the “off” current of these transistors significantly.
However, since there are often a large number of circuits coupled to these power gate transistors, and all of these circuits may be switching at about the same time, the current surge through the power gate transistors during an Active Mode operation ends up being very large. This current surge causes a voltage drop across the power gate transistors which tends to have the same effect as reducing the level of VCC, thereby degrading performance. Furthermore, these power gate transistors must, of necessity, be made extremely large to avoid degrading circuit speed too much, (although such degradation nonetheless occurs to at least some extent) thereby consuming a great deal of on-chip area.
In write data driver circuits associated with integrated circuit memory arrays, this conventional approach is effective if the power-gate transistors can be shared by a significant number of circuits that do not switch at the same time. However, in the case of integrated circuit memory devices and those incorporating embedded memory where there are a large number of write data drivers (for example up to 256 or more) that switch at the same time, the current surge going through the NMOS power-gate transistor is very large. This results in a voltage drop across the power-gate transistor which limits the switching speed of the output stage of the write data driver circuits.
SUMMARY OF THE INVENTION
Disclosed herein is a high speed power-gating technique for integrated circuit devices incorporating a Sleep Mode of operation wherein an output stage is connected directly to VCC and VSS. Instead of connecting a power-gate transistor in series with the output stage as in prior art techniques, the gate of the N-channel output transistor is driven below VSS in Sleep Mode (alternatively, the P-channel transistor can be driven above VCC in Sleep Mode). This has an overall effect which is similar to that of conventional power-gating techniques in that the “off” current through the N-channel device is significantly reduced because its gate-to-source voltage (VGS) is negative. In Active Mode, however, the switching speed of the output stage is not impacted, and the preceding stage can be made smaller than that of the output stage (on the order of approximately one third to one fifth the size) and, therefore, the current surge through the power-gate transistors will be small compared to that experienced with conventional power-gating approaches.
Particularly disclosed herein is a power-gating technique for an integrated circuit device having a Sleep Mode of operation comprising providing an output stage coupled between a supply voltage source and a reference voltage source and driving a gate terminal of at least one element of the output stage to a level above that of the supply voltage source or below that of the reference voltage source in the Sleep Mode of operation.
Further disclosed herein is a circuit comprising an output stage including first and second series coupled transistors coupled between a supply voltage source and a reference voltage source with the output stage comprising an input terminal and an output terminal thereof. A power-gating circuit is coupled to a preceding stage of the output stage for applying a voltage level to a gate terminal of the first transistor greater than that of the supply voltage source in response to a Sleep Mode of operation. In an alternative embodiment, the power-gating circuit applies a voltage level to a gate terminal of the second transistor lesser than that of the reference voltage source in response to the Sleep Mode of operation.
Also disclosed herein is an integrated circuit device including a power-gated write data driver circuit for a memory array. The driver circuit comprises at least a first stage coupled between a control node and a power-gated supply voltage line, an output stage coupled between a supply voltage source and the reference voltage source with an input to the output stage being coupled to an output of the at least first stage. A power-gating circuit is coupled to the control node for driving the input of the output stage to a level lower than that of the reference voltage source level in response to a Sleep Mode of operation. In an alternative embodiment, the power-gating circuit may drive the input to a level higher than that of the supply voltage source level in response to the Sleep Mode of operation.
BRIEF DESCRIPTION OF THE DRAWINGS
The aforementioned and other features and objects of the present invention and the manner of attaining them will become more apparent and the invention itself will be best understood by reference to the following description of a preferred embodiment taken in conjunction with the accompanying drawings, wherein:
FIG. 1 is a schematic illustration of a conventional power-gating technique employed in a write data driver power-gating circuit in which large P-channel and N-channel power-gating transistors are used to couple and decouple the write data driver to respective VCC and VSS sources in Active and Sleep Modes of operation;
FIG. 2 is a schematic illustration of an exemplary implementation of the high speed power-gating technique of the present invention for use, for example, in a comparable write data driver circuit in which the output stage is coupled directly to VCC and VSS and the gate of the output stage N-channel device is driven below VSS in Sleep Mode; and
FIG. 3 is a schematic illustration of an output stage for a write data driver circuit in which the output stage is coupled directly to VCC and VSS and the gate of the output stage N-channel device is driven above VCC in a Sleep Mode.
 DESCRIPTION OF A REPRESENTATIVE EMBODIMENT
With reference now to FIG. 1, a schematic illustration of a conventional power-gating technique employed in a write data driver power-gating circuit 100 is shown for use in an integrated circuit memory device or other device incorporating embedded memory. The circuit 100 illustrates an exemplary write data driver 102 which may be one of two hundred and fifty six or more such circuits forming a portion of an integrated circuit memory device or embedded memory array.
Each of the write data drivers 102 are coupled to a power-gated supply voltage line 104 and a correspondingly power-gated reference voltage line 106 as shown. The power-gated supply voltage line 104 is selectively coupled and decoupled to a supply voltage line (VCC) through a large P-channel transistor 108 which has its gate terminal 110 coupled to receive an input signal indicative of an Active Mode (−0.3V) and a Sleep Mode (VCC+0.3V) of operation respectively. In like manner, the power-gated reference voltage line 106 is selectively coupled and decoupled to a reference voltage line (VSS) through a similarly large N-channel transistor 112 which has its gate terminal 114 coupled to receive a corresponding input signal indicative of the Active (VCC+0.3V) and Sleep Modes (−0.3V) of operation respectively.
The write data drivers 102 comprise a first inverter stage 118, comprising series connected P-channel and N-channel transistors coupled between VCC and the power-gated reference voltage line 106 having an input 116 which is at 0V during a Sleep Mode of operation. The output of the inverter stage 118 is coupled to the input of another complementary metal oxide semiconductor (CMOS) inverter stage 120 which is coupled between the power-gated supply voltage line 104 and VSS and the output of the inverter stage 120 is coupled to the input of an output stage 124 comprising another CMOS inverter which is coupled between VCC and the power-gated reference voltage line 106 and not VSS directly. The output stage 124 supplies a write data signal on output line 126.
As illustrated, conventional power-gating techniques can be applied to reduce Sleep Mode power in integrated circuit devices. In accordance with the conventional method shown and described, large power- gating transistors 108 and 112 are added between the power-gated circuitry (in this case, write data drivers 102) and the supply voltage source (VCC) and the reference voltage level (VSS or circuit ground). This approach is effective if the power-gate transistors 108, 112 can be shared by a large number of circuits that do not switch at the same time. However, in the case where there are a large number of circuits that switch at the same time, a better power-gating solution is needed.
In those cases, such as the write data drivers 102, wherein the circuitry indicated within the dashed lines are repeated many times, (e.g. 256 times or more) and the output stages 124 all switch at the same time, then the current surge going through the power-gate transistor 112 would be very large. This would result in an effective voltage drop across the power-gate transistor 112 which would limit the switching speed of the output stage 124. Therefore, the power-gate transistor 112 would have to be made very large and the switching speed of the circuit 100 would still be degraded.
With reference additionally now to FIG. 2, a schematic illustration of an exemplary implementation of the high speed power-gating technique of the present invention is shown for use, for example, in a comparable write data driver circuit 200 in which the output stage is coupled directly to VCC and VSS and the gate of the output stage N-channel device is driven below VSS in Sleep Mode.
The circuit 200 illustrates an improved, exemplary write data driver 202 which may also be one of two hundred and fifty six or more such circuits forming a portion of an integrated circuit memory device or embedded memory array.
Each of the improved write data drivers 202 are partially coupled to a power-gated supply voltage line 204 and a correspondingly power-gated reference voltage line 206 as shown. The power-gated supply voltage line 204 is selectively coupled and decoupled to VCC through a P-channel transistor 208 which has its gate terminal 210 coupled to receive an input signal indicative of an Active Mode (−0.3V) and a Sleep Mode (VCC+0.3V) of operation respectively. In like manner, the power-gated reference voltage line 206 is selectively coupled and decoupled to VSS through a relatively smaller N-channel transistor 212 (with respect to transistor 112 of FIG. 1) which has its gate terminal 214 coupled to receive a corresponding input signal indicative of the Active (VCC+0.3V) and Sleep Modes (−0.3V) of operation respectively.
The write data drivers 202 comprise a first stage 218, comprising series connected P-channel and N-channel transistors coupled between VCC and the power-gated reference voltage line 206 having an input 216 which is at 0V during a Sleep Mode of operation. The output of the first stage 218 is coupled to the input of another CMOS stage 220 which is coupled between the power-gated supply voltage line 204 and a node 230. The output of the inverter stage 220 at node 232 is coupled to the input of an output stage 224 comprising a CMOS inverter which is directly coupled between VCC VSS. The output stage 224 supplies a write data signal on output line 226.
An Active Mode signal of VCC and corresponding Sleep Mode signal of −0.3V is applied on node 234 coupled to the gate terminal of N-channel transistor 236 which has its drain terminal coupled to node 230 and its source terminal coupled to VSS. Node 234 is also coupled to the gate terminals of series coupled P-channel transistor 238 and N-channel transistor 240 which are coupled between VCC and a source of −0.3V. The node 242 coupled to the drain terminals of transistors 238 and 240 is also coupled to the gate terminal of N-channel transistor 244 which has its drain terminal coupled to node 230 and its source terminal also coupled to a source of −0.3V.
An exemplary implementation of the high speed power-gating technique of the present invention has been shown and described with respect to this figure. In this approach, the output stage 224 is connected directly to VCC and VSS. Instead of connecting a power-gate transistor (e.g. transistors 208 or 212) in series with the output stage 224, the gate of the N-channel output transistor in the output stage 224 is driven below VSS (e.g. −0.3V) in Sleep Mode. This has the same effect as conventional power-gating in that the “off” current through this N-channel transistor is significantly reduced because its voltage gate-to-source (VGS) is negative. In Active Mode, however, the switching speed of the output stage 224 is not impacted, and the preceding stage 220 may be made smaller than the output stage 224 of on the order of approximately one third to one fifth the size. Therefore, the current surge through the power-gate transistor 212 will be relatively small compared to that through transistor 112 in the conventional approach of FIG. 1.
In operation, the write data driver circuit 200 functions as follows. During Active Mode, transistor 236 is turned “on” holding node 230 at VSS (0V). Therefore, node 232 switches between VCC and VSS as the circuit 202 in the dashed lines switches from one logic state to another. In Sleep Mode, transistor 236 is turned “off” and transistor 244 is turned “on”. This drives node 230 to a voltage below VSS (−0.3V). Also, during Sleep Mode, the input to the circuit is driven to 0V so that node 232 is driven below VSS. Therefore, the gate of the N-channel transistor in the output stage 224 is held at a voltage below VSS. Since the source of this transistor is connected to VSS, its VGS is negative, which reduces the “off” current through it.
Although, in the representative embodiment shown, the gate of the N-channel transistor of the output stage 224 is shown as being driven below VSS, the principles of the present invention would likewise pertain to those circuit implementations (FIG. 3) wherein the gate of the output P-channel transistor of the output stage 224 were also, or alternatively, driven above VCC (e.g. VCC+0.3V).
While there have been described above the principles of the present invention in conjunction with specific circuit implementations, it is to be clearly understood that the foregoing description is made only by way of example and not as a limitation to the scope of the invention. Particularly, it is recognized that the teachings of the foregoing disclosure will suggest other modifications to those persons skilled in the relevant art. Such modifications may involve other features which are already known per se and which may be used instead of or in addition to features already described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of the disclosure herein also includes any novel feature or any novel combination of features disclosed either explicitly or implicitly or any generalization or modification thereof which would be apparent to persons skilled in the relevant art, whether or not such relates to the same invention as presently claimed in any claim and whether or not it mitigates any or all of the same technical problems as confronted by the present invention. The applicants hereby reserve the right to formulate new claims to such features and/or combinations of such features during the prosecution of the present application or of any further application derived therefrom.

Claims (26)

1. A power-gating technique for an integrated circuit device having a Sleep Mode of operation comprising:
providing an output stage directly coupled between a substantially constant supply voltage source and a substantially constant reference voltage source; and
driving a gate terminal of at least one element of said output stage to a level above that of said supply voltage source or below that of said reference voltage source in said Sleep Mode of operation.
2. The power-gating technique of claim 1 wherein said output stage comprises series coupled P-channel and N-channel transistors coupled between said supply voltage source and said reference voltage source.
3. The technique of claim 2 wherein said gate terminal of said N-channel transistor is driven below said reference voltage level while in said Sleep Mode of operation.
4. The technique of claim 2 wherein said gate terminal of said P-channel transistor is driven above said supply voltage level while in said Sleep Mode of operation.
5. The technique of claim 1 wherein the output stage comprises two transistors directly coupled to an output terminal of the output stage.
6. A circuit comprising:
an output stage comprising first and second series coupled transistors directly coupled between a substantially constant supply voltage source and a substantially constant reference voltage source, said output stage comprising an input terminal and an output terminal thereof;
a power-gating circuit coupled to a stage preceding said output stage for applying a voltage level to a gate terminal of said first transistor greater than that of said supply voltage source in response to a Sleep Mode of operation.
7. The circuit of claim 6 wherein said output stage comprises a CMOS inverter and said first transistor comprises a P-channel transistor.
8. The circuit of claim 6 wherein said voltage level applied to said gate terminal of said first transistor comprises substantially said supply voltage source level plus 0.3V.
9. The circuit of claim 6 wherein the output stage comprises two transistors directly coupled to the output terminal of the output stage.
10. A circuit comprising:
an output stage comprising first and second series coupled transistors directly coupled between a substantially constant supply voltage source and a substantially constant reference voltage source, said output stage comprising an input terminal and an output terminal thereof;
a power-gating circuit coupled to a stage preceding said output stage for applying a voltage level to a gate terminal of said second transistor lesser than that of said reference voltage source in response to a Sleep Mode of operation.
11. The circuit of claim 10 wherein said output stage comprises a CMOS inverter and said second transistor comprises a N-channel transistor.
12. The circuit of claim 10 wherein said voltage level applied to said gate terminal of said second transistor comprises substantially said reference voltage source level minus 0.3V.
13. The circuit of claim 10 wherein the two transistors in the output stage are directly coupled to the output terminal of the output stage.
14. An integrated circuit device including a power-gated write data driver circuit for a memory array, said driver circuit comprising:
at least a first stage coupled between a substantially constant supply voltage source and a power-gated reference voltage line;
an output stage directly coupled between said supply voltage source and a substantially constant reference voltage source, an input to said output stage being coupled to an output of said at least said first stage; and
a power-gating circuit coupled to a stage preceding said output stage for driving said input to a level lower than that of said reference voltage source level in response to a Sleep Mode of operation.
15. The integrated circuit device of claim 14 wherein said output stage comprises a CMOS inverter comprising at least one series coupled P-channel transistor and at least one N-channel transistor.
16. The integrated circuit device of claim 15 wherein a gate terminal of said at least one N-channel transistor is driven to establish a negative VGS in response to said Sleep Mode of operation.
17. The circuit of claim 14 wherein the output stage comprises two transistors directly coupled to an output terminal of the output stage.
18. An integrated circuit device including a power-gated write data driver circuit for a memory array, said driver circuit comprising:
at least a first stage coupled between a substantially constant reference voltage source and a power-gated supply voltage line;
an output stage directly coupled between a substantially constant supply voltage source and said reference voltage source, an input to said output stage being coupled to an output of said at least said first stage; and
a power-gating circuit coupled to said input of said output stage for driving said input to a level higher than that of said supply voltage source level in response to a Sleep Mode of operation.
19. The integrated circuit device of claim 18 wherein said output stage comprises a CMOS inverter comprising at least one series coupled P-channel transistor and at least one N-channel transistor.
20. The circuit of claim 18 wherein the output stage comprises two transistors directly coupled to an output terminal of the output stage.
21. A power-gating technique for an integrated circuit device having a Sleep Mode of operation comprising:
providing an output stage directly coupled between a substantially constant supply voltage source and a substantially constant reference voltage source; and
driving a common gate terminal of said output stage to a level above that of said supply voltage source in said Sleep Mode of operation.
22. The power-gating technique of claim 21 wherein said output stage comprises series coupled P-channel and N-channel transistors coupled between said supply voltage source and said reference voltage source, and to the common gate terminal.
23. The technique of claim 21 wherein the output stage comprises two transistors directly coupled to an output terminal of the output stage.
24. A power-gating technique for an integrated circuit device having a Sleep Mode of operation comprising:
providing an output stage directly coupled between a substantially constant supply voltage source and a substantially constant reference voltage source; and
driving a common gate terminal of said output stage to a level below that of said reference voltage source in said Sleep Mode of operation.
25. The power-gating technique of claim 24 wherein said output stage comprises series coupled P-channel and N-channel transistors coupled between said supply voltage source and said reference voltage source, and to the common gate terminal.
26. The technique of claim 24 wherein the output stage comprises two transistors directly coupled to an output terminal of the output stage.
US10/776,101 2003-09-04 2004-02-11 High speed power-gating technique for integrated circuit devices incorporating a sleep mode of operation Expired - Fee Related US7359277B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/776,101 US7359277B2 (en) 2003-09-04 2004-02-11 High speed power-gating technique for integrated circuit devices incorporating a sleep mode of operation
JP2004233321A JP3899092B2 (en) 2003-09-04 2004-08-10 Power gating technology, circuit and integrated circuit device
US11/198,031 US7372765B2 (en) 2003-09-04 2005-08-05 Power-gating system and method for integrated circuit devices

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US50012603P 2003-09-04 2003-09-04
US10/776,101 US7359277B2 (en) 2003-09-04 2004-02-11 High speed power-gating technique for integrated circuit devices incorporating a sleep mode of operation

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/198,031 Continuation-In-Part US7372765B2 (en) 2003-09-04 2005-08-05 Power-gating system and method for integrated circuit devices

Publications (2)

Publication Number Publication Date
US20050052936A1 US20050052936A1 (en) 2005-03-10
US7359277B2 true US7359277B2 (en) 2008-04-15

Family

ID=46205107

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/776,101 Expired - Fee Related US7359277B2 (en) 2003-09-04 2004-02-11 High speed power-gating technique for integrated circuit devices incorporating a sleep mode of operation

Country Status (2)

Country Link
US (1) US7359277B2 (en)
JP (1) JP3899092B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080061833A1 (en) * 2006-09-13 2008-03-13 Elpida Memory, Inc. Semiconductor device having a pseudo power supply wiring
US20080178020A1 (en) * 2006-09-20 2008-07-24 Minoru Ito Semiconductor integrated circuit device and electronic device
US20100026372A1 (en) * 2008-07-30 2010-02-04 Yen-An Chang Power switch for transmitting a power source of low voltage between regular mode and deep-power-down mode
US20130278287A1 (en) * 2010-06-10 2013-10-24 Global Unichip Corporation Low Leakage Boundary Scan Device Design and Implementation

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7053692B2 (en) * 2002-12-19 2006-05-30 United Memories, Inc. Powergate control using boosted and negative voltages
CN101094125A (en) * 2006-06-23 2007-12-26 华为技术有限公司 Exchange structure in ATCA / ATCA300 expanded exchange bandwidth
KR100794659B1 (en) 2006-07-14 2008-01-14 삼성전자주식회사 Semiconductor and power gating method thereof
KR100806127B1 (en) 2006-09-06 2008-02-22 삼성전자주식회사 Power gating circuit and method for reducing peak current
JP2009140304A (en) 2007-12-07 2009-06-25 Sony Corp Semiconductor chip
JP5575405B2 (en) * 2009-01-22 2014-08-20 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device
CN105164921B (en) * 2013-03-15 2019-12-06 加利福尼亚大学董事会 Fine-grained power gating in FPGA interconnects
GB2530238B (en) * 2014-06-05 2021-07-21 Advanced Risc Mach Ltd Power gating in an electronic device
US10943626B1 (en) 2017-12-26 2021-03-09 SK Hynix Inc. Semiconductor memory device with power gating circuit for data input-output control block and data input/output block and semiconductor system including the same
US11838020B1 (en) 2017-12-26 2023-12-05 SK Hynix Inc. Semiconductor memory device including write driver with power gating structures and operating method thereof
US11100962B2 (en) * 2017-12-26 2021-08-24 SK Hynix Inc. Semiconductor device with a power-down mode and a power gating circuit and semiconductor system including the same
US20220406365A1 (en) * 2021-06-18 2022-12-22 Micron Technology, Inc. Write Timing Compensation
US12125517B2 (en) 2021-06-18 2024-10-22 Micron Technology, Inc. Multi-rail power transition

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06215658A (en) 1993-01-20 1994-08-05 Tanaka Kikinzoku Kogyo Kk Electric contact point material
JPH0898859A (en) 1994-09-29 1996-04-16 Kao Corp Production of body fluid treating and absorbing articles
US5541885A (en) * 1993-01-12 1996-07-30 Kabushiki Kaisha Toshiba High speed memory with low standby current
US5814851A (en) 1995-08-18 1998-09-29 Hyundai Electronics Industries Co., Ltd. Semiconductor memory device using a plurality of internal voltages
JPH11314744A (en) 1998-04-30 1999-11-16 Westec:Kk Vibration type part aligning device
US6049245A (en) 1997-11-27 2000-04-11 Lg Semicon Co., Ltd. Power reduction circuit
US6072333A (en) * 1997-11-10 2000-06-06 Nippon Precision Circuits, Inc. Tristate output circuit
US6100563A (en) * 1996-05-30 2000-08-08 Mitsubishi Denki Kabushiki Kaisha Semiconductor device formed on SOI substrate
US6208575B1 (en) 1999-02-13 2001-03-27 Robert J. Proebsting Dynamic memory array bit line sense amplifier enabled to drive toward, but stopped before substantially reaching, a source of voltage
US6208171B1 (en) 1998-04-20 2001-03-27 Nec Corporation Semiconductor integrated circuit device with low power consumption and simple manufacturing steps
US6275432B1 (en) 1992-11-12 2001-08-14 United Memories, Inc. Method of reading and writing data using local data read and local data write circuits
US6307408B1 (en) * 2000-04-05 2001-10-23 Conexant Systems, Inc. Method and apparatus for powering down a line driver
US6424585B1 (en) 1994-08-04 2002-07-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device with a voltage down converter stably generating an internal down-converted voltage
US6449204B1 (en) 2000-03-30 2002-09-10 Mitsubishi Denki Kabushiki Kaisha Dynamic semiconductor memory device capable of rearranging data storage from a one bit/one cell scheme in a normal mode to a one bit/two cell scheme in a twin-cell mode for lengthening a refresh interval
US6449182B1 (en) 2001-01-17 2002-09-10 Mitsubishi Denki Kabushiki Kaisha Low-power semiconductor memory device
US6635934B2 (en) * 2000-06-05 2003-10-21 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device operating with low power consumption
US6670939B2 (en) * 2001-03-21 2003-12-30 Myson-Century, Inc. Single-ended high-voltage level shifter for a TFT-LCD gate driver
US6795328B2 (en) 2002-05-29 2004-09-21 Fujitsu Limited Semiconductor memory device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3436209B2 (en) * 1992-04-14 2003-08-11 株式会社日立製作所 Semiconductor integrated circuit
JP3645593B2 (en) * 1994-09-09 2005-05-11 株式会社ルネサステクノロジ Semiconductor integrated circuit device
JP3463269B2 (en) * 1995-04-21 2003-11-05 日本電信電話株式会社 MOSFET circuit
JP2000013215A (en) * 1998-04-20 2000-01-14 Nec Corp Semiconductor integrated circuit
JP2001052476A (en) * 1999-08-05 2001-02-23 Mitsubishi Electric Corp Semiconductor device

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6275432B1 (en) 1992-11-12 2001-08-14 United Memories, Inc. Method of reading and writing data using local data read and local data write circuits
US5541885A (en) * 1993-01-12 1996-07-30 Kabushiki Kaisha Toshiba High speed memory with low standby current
JPH06215658A (en) 1993-01-20 1994-08-05 Tanaka Kikinzoku Kogyo Kk Electric contact point material
US6424585B1 (en) 1994-08-04 2002-07-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device with a voltage down converter stably generating an internal down-converted voltage
JPH0898859A (en) 1994-09-29 1996-04-16 Kao Corp Production of body fluid treating and absorbing articles
US5814851A (en) 1995-08-18 1998-09-29 Hyundai Electronics Industries Co., Ltd. Semiconductor memory device using a plurality of internal voltages
US6100563A (en) * 1996-05-30 2000-08-08 Mitsubishi Denki Kabushiki Kaisha Semiconductor device formed on SOI substrate
US6072333A (en) * 1997-11-10 2000-06-06 Nippon Precision Circuits, Inc. Tristate output circuit
US6049245A (en) 1997-11-27 2000-04-11 Lg Semicon Co., Ltd. Power reduction circuit
US6208171B1 (en) 1998-04-20 2001-03-27 Nec Corporation Semiconductor integrated circuit device with low power consumption and simple manufacturing steps
JPH11314744A (en) 1998-04-30 1999-11-16 Westec:Kk Vibration type part aligning device
US6208575B1 (en) 1999-02-13 2001-03-27 Robert J. Proebsting Dynamic memory array bit line sense amplifier enabled to drive toward, but stopped before substantially reaching, a source of voltage
US6449204B1 (en) 2000-03-30 2002-09-10 Mitsubishi Denki Kabushiki Kaisha Dynamic semiconductor memory device capable of rearranging data storage from a one bit/one cell scheme in a normal mode to a one bit/two cell scheme in a twin-cell mode for lengthening a refresh interval
US6307408B1 (en) * 2000-04-05 2001-10-23 Conexant Systems, Inc. Method and apparatus for powering down a line driver
US6635934B2 (en) * 2000-06-05 2003-10-21 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device operating with low power consumption
US6449182B1 (en) 2001-01-17 2002-09-10 Mitsubishi Denki Kabushiki Kaisha Low-power semiconductor memory device
US6670939B2 (en) * 2001-03-21 2003-12-30 Myson-Century, Inc. Single-ended high-voltage level shifter for a TFT-LCD gate driver
US6795328B2 (en) 2002-05-29 2004-09-21 Fujitsu Limited Semiconductor memory device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Min, Kyeong-Sik, Kawaguchi, Hiroshi, Sakurai, Takayasu, ZigZag Super Cut-off CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-Gating Scheme in Leakage Dominant Era, 2003 IEEE International Solid-State-Circuits Conference, Feb. 12, 2003,Salon 1-6, pp. 400-401 and 501-502.

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080061833A1 (en) * 2006-09-13 2008-03-13 Elpida Memory, Inc. Semiconductor device having a pseudo power supply wiring
US7532036B2 (en) 2006-09-13 2009-05-12 Elpida Memory, Inc. Semiconductor device having a pseudo power supply wiring
US20080178020A1 (en) * 2006-09-20 2008-07-24 Minoru Ito Semiconductor integrated circuit device and electronic device
US7908499B2 (en) * 2006-09-20 2011-03-15 Panasonic Corporation Semiconductor integrated circuit comprising master-slave flip-flop and combinational circuit with pseudo-power supply lines
US20100026372A1 (en) * 2008-07-30 2010-02-04 Yen-An Chang Power switch for transmitting a power source of low voltage between regular mode and deep-power-down mode
US20130278287A1 (en) * 2010-06-10 2013-10-24 Global Unichip Corporation Low Leakage Boundary Scan Device Design and Implementation
US9246488B2 (en) * 2010-06-10 2016-01-26 Global Unichip Corporation Low leakage boundary scan device design and implementation

Also Published As

Publication number Publication date
JP3899092B2 (en) 2007-03-28
JP2005086805A (en) 2005-03-31
US20050052936A1 (en) 2005-03-10

Similar Documents

Publication Publication Date Title
US7372765B2 (en) Power-gating system and method for integrated circuit devices
US7359277B2 (en) High speed power-gating technique for integrated circuit devices incorporating a sleep mode of operation
US7646653B2 (en) Driver circuits for integrated circuit devices that are operable to reduce gate induced drain leakage (GIDL) current in a transistor and methods of operating the same
US5321324A (en) Low-to-high voltage translator with latch-up immunity
US6373315B2 (en) Signal potential conversion circuit
JPH0529995B2 (en)
US6225852B1 (en) Use of biased high threshold voltage transistor to eliminate standby current in low voltage integrated circuits
US5703825A (en) Semiconductor integrated circuit device having a leakage current reduction means
US9054700B2 (en) Apparatus and methods of driving signal for reducing the leakage current
US6532178B2 (en) Reducing level shifter standby power consumption
JPH0865135A (en) Output buffer circuit
US5239503A (en) High voltage random-access memory cell incorporating level shifter
US5315545A (en) High-voltage five-transistor static random access memory cell
KR960003219B1 (en) Medium voltage generating circuit of semiconductor integrated circuit
US6738305B1 (en) Standby mode circuit design for SRAM standby power reduction
JP5024760B2 (en) Signal level conversion circuit
JP4469798B2 (en) Integrated circuit device and method for driving an output signal with the output of an inverter stage
US20030222701A1 (en) Level shifter having plurality of outputs
US6614266B2 (en) Semiconductor integrated circuit
US6430078B1 (en) Low-voltage digital ROM circuit and method
US6570811B1 (en) Writing operation control circuit and semiconductor memory using the same
US6992512B1 (en) Output buffer
KR100277866B1 (en) Output driver of semiconductor device
EP0477758A2 (en) Semiconductor integrated circuit including P-channel MOS transistors having different threshold voltages
JP2994168B2 (en) Initial state setting circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: SONY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HARDEE, KIM C.;REEL/FRAME:014482/0092

Effective date: 20040317

Owner name: UNITED MEMORIES, INC., COLORADO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HARDEE, KIM C.;REEL/FRAME:014482/0092

Effective date: 20040317

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: SONY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNITED MEMORIES INC.;REEL/FRAME:030967/0231

Effective date: 20100128

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20200415