US7093236B2 - Tracing out-of-order data - Google Patents
Tracing out-of-order data Download PDFInfo
- Publication number
- US7093236B2 US7093236B2 US09/773,387 US77338701A US7093236B2 US 7093236 B2 US7093236 B2 US 7093236B2 US 77338701 A US77338701 A US 77338701A US 7093236 B2 US7093236 B2 US 7093236B2
- Authority
- US
- United States
- Prior art keywords
- data
- value
- trace
- miss
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
- 238000012545 processing Methods 0.000 claims description 63
- 230000006399 behavior Effects 0.000 claims description 30
- 238000000034 method Methods 0.000 claims description 28
- 230000001960 triggered effect Effects 0.000 claims description 18
- 230000008569 process Effects 0.000 claims description 7
- 230000004044 response Effects 0.000 claims description 6
- 238000004590 computer program Methods 0.000 claims description 4
- 230000000737 periodic effect Effects 0.000 claims description 3
- 230000007246 mechanism Effects 0.000 abstract description 16
- 238000004458 analytical method Methods 0.000 abstract description 8
- 238000012546 transfer Methods 0.000 description 44
- 239000000872 buffer Substances 0.000 description 26
- 238000007906 compression Methods 0.000 description 13
- 230000006835 compression Effects 0.000 description 13
- 210000003813 thumb Anatomy 0.000 description 12
- 230000007704 transition Effects 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 230000006837 decompression Effects 0.000 description 6
- 238000013461 design Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 230000003111 delayed effect Effects 0.000 description 4
- 238000013127 simulated treatment comparison Methods 0.000 description 4
- 239000013598 vector Substances 0.000 description 4
- 206010000210 abortion Diseases 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 230000000903 blocking effect Effects 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 238000013144 data compression Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000018109 developmental process Effects 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 230000000977 initiatory effect Effects 0.000 description 2
- 230000001343 mnemonic effect Effects 0.000 description 2
- 230000036316 preload Effects 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000001218 confocal laser scanning microscopy Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- XREKLQOUFWBSFH-UHFFFAOYSA-N dimethyl 2-acetylbutanedioate Chemical compound COC(=O)CC(C(C)=O)C(=O)OC XREKLQOUFWBSFH-UHFFFAOYSA-N 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
- 230000033772 system development Effects 0.000 description 1
- 229920006345 thermoplastic polyamide Polymers 0.000 description 1
- 238000004454 trace mineral analysis Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3636—Software debugging by tracing the execution of the program
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3802—Instruction prefetching
Definitions
- This invention relates to data processing systems. More particularly, this invention relates to data processing systems providing tracing mechanisms to enable data accesses to be traced.
- a further problem associated with the tracing of data processing operations is that the increasing sophistication of data processing systems in the pursuit of speed and parallelism has led to a complication in the way in which operations are sequenced.
- the processor would execute each program instruction in turn and wait until that program instruction had completed before commencing the execution of the next program instruction.
- various techniques have been adopted whereby different instructions may be executed in parallel, in a pipeline fashion or in a manner whereby the completion of an instruction is not always required before the next instruction can be commenced.
- An example of this type of more sophisticated behaviour is the response of data processing system to load misses.
- a load miss can occur when a data processing system seeks to load a data value (which may be data for processing or an instruction word) from a memory location. If that data value is present within a local cache memory, then the load instruction may be completed rapidly, possibly in a single clock cycle. However, should a load miss occur whereby the load of the data value cannot be satisfied from the cache and requires a slower non-cache access, such as to a main memory, then the data value will not be returned for possibly many processing cycles. Rather than halt data processing, it is known to provide systems, such as the ARM1020T processor, in which other program instructions can continue to execute whilst the data from the previous load miss is still awaited providing those later instructions do not require or depend on the data value that has not yet been retrieved.
- a data value which may be data for processing or an instruction word
- the present invention provides apparatus for processing data, said apparatus comprising:
- the present invention recognises the above described problem with data access misses and late returned data values and provides the solution of inserting a data place holder within the stream of trace data identifying the point at which the data value would have been returned if the miss had not occurred and then later inserting a late data value resulting from the miss.
- the combination of the data place holder and the late data value enables subsequent analysis of the data stream to correctly identify which data values correspond to which access instructions and so obtain a proper understanding of the behaviour of the data processing system.
- the data values could be instruction words as well as data for manipulation and the term data values is intended to encompass both possibilities.
- the present invention may be used in various different environments, it is particularly well suited to systems in which a cache memory and a main memory are provided as access misses within such systems are relatively common place and understanding the proper behaviour of the system in respect of access misses is important in debugging such systems properly.
- the correlation between the data place holders and the late data could be achieved in various different ways.
- One preferred embodiment is to associate a tag value with each data place holder and then associate a corresponding tag value with each late data value (this mechanism is also able to cope with late data items being returned in a different order to their respective place holders).
- this mechanism is also able to cope with late data items being returned in a different order to their respective place holders.
- the respective tag values can be matched to determine which late data value corresponds to which data place holder.
- Another preferred embodiment is one in which when each data place holder is inserted in the stream of traced data an indication is also given as to how many pending late data values are outstanding at that time such that when the stream of traced data is later analysed the appropriate late data value can be matched to the appropriate data place holder without requiring a complete stream of trace data.
- a further preferred embodiment is one in which the stream of traced data includes periodic synchronising data indicating how many outstanding late data values are awaited at that time.
- tracing watch points may be used to trigger the control of tracing operation, such as tracing a single instruction, turning on the trace stream, turning off the trace stream or some other tracing action, based upon a predetermined set of criteria being met.
- a watch point criteria is that an access data value matches particular conditions.
- a tracing watch point could be set up to switch on the stream of tracing data whenever an access was made to a data value greater than a predetermined amount.
- access misses introduce significant complications.
- preferred embodiments of the invention provide the ability either to select that the trigger condition is triggered when the access miss occurs on the assumption that the trigger will be matched when the late data value is returned, or to select that the trigger condition is not triggered until the late data value is actually returned and found to match. Providing both these options gives the trace system user the ability to configure the behaviour of the system to this circumstance as they wish. Examples of the circumstances where the two behaviours are required are:
- the present invention also provides a method of processing data, said method comprising the steps of:
- a complementary aspect of the invention is the provision of a system which is able to analyse a stream of trace data generated by such an apparatus and such a method.
- a computer program may execute upon a standard general purpose computer and may be provided in the form of a computer program product, such as a floppy disk or CD recording medium.
- FIG. 1 schematically illustrates a data processing system providing on-chip tracing mechanisms
- FIG. 2 schematically illustrates the problem of data access misses when tracing data
- FIGS. 3 , 4 and 5 schematically illustrate three alternative systems for dealing with data access misses
- FIG. 6 illustrates a trace trigger mechanism
- FIGS. 7 and 8 illustrate example behaviour of a trace trigger mechanism that may be configured to cope with data access misses
- FIG. 9 schematically illustrates a data processing system supporting a tracing mechanism and multi-word data transfer instruction
- FIG. 10 schematically illustrates a multi-word data transfer instruction
- FIG. 11 schematically illustrates a trace trigger point occurring partway through a multi-word data transfer instruction and the resulting trace data stream
- FIG. 12 is a flow diagram illustrating the flow of control within the on-chip tracing hardware.
- FIG. 13 schematically illustrates the processing operations that may be performed in the system for analysing the trace data generated in accordance with the system of FIGS. 9 to 12 .
- FIG. 1 schematically illustrates a data processing system 2 providing a on-chip tracing mechanism.
- An integrated circuit 4 includes a microprocessor core 6 , a cache memory 8 , an on-chip trace module controller 10 and an on-chip trace buffer 12 .
- the integrated circuit 4 is connected to an external memory 14 which is accessed when a cache miss occurs within the cache memory 8 .
- a general purpose computer 16 is coupled to the on-chip trace module controller 10 and the on-chip trace buffer 12 and serves to recover and analyse a stream of tracing data from these elements using software executing upon the general purpose computer 16 .
- the processor core 6 may, during operation, need to access more data processing instructions and data than there is actually space for in the external memory 14 .
- the external memory 14 may have a size of 1 MB, whereas the processor core 6 might typically be able to specify 32-bit addresses, thereby enabling 4 GB of instructions and data to be specified.
- all of the instructions and data required by the processor core 16 are stored within external storage 18 , for example a hard disk, and then when the processor core 6 is to operate in a particular state of operation, the relevant instructions and data for that state of operation are loaded into the external memory 14 .
- FIG. 2 illustrates various behaviour in response to data access instructions that may occur within the system of FIG. 1 .
- the processor core 6 in this case is an ARM processor executing ARM object code instructions.
- the first code sequence in FIG. 2 illustrates a load instruction 18 which loads data into a specified register from the memory location specified by an address given in another register R m .
- the data access instruction results in a hit within the cache memory 8 and the corresponding data value from the address specified by the register R m is returned on the same cycle to the processor core 6 .
- the same instruction sequence is issued, but in this case the instruction 20 results in a miss within the cache memory 8 .
- the integrated circuit 4 is designed to cope with this behaviour and continues to execute the instructions following the load instruction 20 that gave rise to the miss providing those subsequent instructions do not require the missed data.
- the data corresponding to the access miss is returned on the data bus of the system.
- the late data will be routed to the correct register and any register interlocking will be cleared. It will be appreciated that the delay until the late data is returned can vary depending on the particular circumstances.
- the integrated circuit 4 could be coupled to a multilevel external memory system, such as comprising a relatively fast off-chip cache memory in front of a larger but slower main RAM memory providing further storage.
- the mechanisms for enabling an integrated circuit itself to cope with such variable delay late data are known in the field, the technique of the present invention seeks to provide mechanisms which at least in their preferred embodiments also allow the tracing of data to also cope with such late returned data and variable delay data.
- the third code sequence in FIG. 2 has two load instructions 22 , 24 that both result in data misses and have corresponding late data returned.
- FIG. 3 illustrates the behaviour of the on-chip trace module controller 10 in response to data access instructions that give rise to data misses.
- the on-chip trace module 10 writes its trace data at high speed into the on-chip trace buffer 12 . This enables the tracing to occur in real time keeping pace with the full speed execution of instructions by the processor core 6 .
- the general purpose computer 16 may read the contents of the trace buffer 12 to analyse the trace data.
- a first load instruction 30 results in a data miss within the cache memory 8 .
- a data place holder 32 is inserted into the data trace stream at the corresponding point to the instruction 30 within the instruction trace stream that gave rise to the miss.
- This data place holder 32 has an associated tag value (Tag1) that identifies that data place holder.
- a further data accessing instruction 34 results in a hit with the data value 36 being returned in the same processing cycle and placed within the data trace stream at a point directly matching the instruction 34 .
- the next instruction 38 results in a further data miss and the insertion of a further data place holder 40 with a different identifying tag value (Tag2).
- two late data values 42 , 44 are returned on the data bus and inserted into the data trace stream.
- Each of these late data values has a tag value associated with it that enables it to be matched to a corresponding data place holder earlier within the data trace stream.
- the late data values are returned out of order with the data misses that gave rise to them.
- the first late data value 42 returned has a tag value of Tag2 and corresponds to the data place holder 40 and the instruction 38 .
- the second late data value 44 has a tag value of Tag1 and corresponds to the data place holder 32 and the instruction 30 .
- the general purpose computer 16 can under program control search the data trace stream for data place holders with corresponding tag values and then replace these with later identified late data values with matching tags such that a proper correspondence can be drawn between instructions and the corresponding data returned.
- the late data value may be left in its position at which it was returned in order that the effects of the delay of the return may also be properly understood within the tracing environment with the tag matching being used to properly relate these late data values back to the matching instructions.
- control logic within the on-chip trace module controller that provides this functionality can be derived in accordance with standard techniques and standard integrated circuit design tools.
- FIG. 4 illustrates a further embodiment.
- the data place holders do not include tag values, but instead indicate the number of pending late data values outstanding when they are themselves inserted into the data trace stream.
- the data miss resulting from instruction 46 results in a data place holder 48 indicating zero pending late data values.
- the next instruction 50 resulting in a miss occurs before the late data value corresponding to the data place holder 48 has been returned and accordingly the data place holder 52 indicates that there is already one pending late data value outstanding.
- the late data value 54 corresponding to the instruction 46 is then returned before a further instruction 56 resulting in a miss is executed.
- the number of outstanding late data values will still be one and accordingly the data place holder 58 is marked to indicate this.
- the data trace stream format shown in FIG. 4 allows the analysis of this trace stream to be picked up from a variable position and not be confused by late data values being returned for points prior to the start of the trace stream, but requires misses to be returned in order (as does the FIG. 5 embodiment).
- FIG. 5 illustrates a further example trace stream format.
- synchronising data 60 is periodically inserted within the stream of traced data. This synchronising data indicates the number of outstanding late data items at that point of time. Accordingly, the synchronisation data item 60 indicates one pending late data item corresponding the missed data access instruction 62 .
- the data place holders in this example do not include additional information specifying the instruction to which they correspond.
- a load instruction 64 following the synchronising data item 60 also results in a miss with a corresponding data place holder 66 being inserted within the data trace stream.
- the first late data item returned 68 is ignored since the synchronising data element 60 tells us that it corresponds to an untraced earlier instruction 62 that resulted in a miss and accordingly cannot be properly analysed.
- the next late data item 70 is returned, then this is determined to correspond to the load instruction 64 .
- FIG. 6 illustrates a circuit element 72 that may be used to trigger tracing control operations.
- This circuit element 72 comprises a plurality of comparitors which may be loaded with predetermined values, and possibly associated masks, for comparing current bus and address data values in order to trigger appropriate trace watch points.
- a data watch point In the context of late returned data, a data watch point will be configured to either be an exact match watch point or a non-exact match watch point. An exact match watch point will not be triggered until the late data is returned and found to match the criteria that have been specified. Conversely, a non-exact match watch point will be triggered when a data miss for that data value occurs upon the assumption that the late data when it is returned will result in a match.
- the configuration of the watch points to either of these two behaviours may be controlled by the user of the trace system as desired.
- a tag value corresponding to the late data values is also held within the watch point comparitor system in order to make the link between late data values returned and the corresponding addresses to which they relate.
- FIGS. 7 and 8 schematically illustrate the different types of behaviour that may result from the system of FIG. 7 .
- An instruction 74 results in a data miss.
- the data 76 is subsequently returned on the data but at a later time.
- FIG. 8 assumes that a watch point has been set up to the address corresponding to that specified within the instruction 74 and accordingly an address match occurs for all of the possibilities indicated.
- the watch point has set up to be an exact match watch point. Accordingly, in the first two examples the tracing event will not trigger until the data 76 has been returned and found to match.
- the first row of FIG. 8 indicates a data match and the tracing activation point will be point P 1 in FIG. 7 .
- the watch point is set up as a non-exact watch point. Accordingly, in both of these cases the trace control will be triggered upon occurrence of the address match at point P 2 irrespective of whether or not the data match subsequently occurs. It will be appreciated that in the fourth row the trace point has been triggered even though the data match did not subsequently occur.
- the exact match signal can be controlled and used in various ways, e.g. making the exact match signal configurable depending on requirements (this may be preferred); choosing the exact match signal within hardware depending on the use the comparison is to be put; and making the comparison hardware capable of providing both behaviours simultaneously, using different behaviours in different parts of the tracing circuit as appropriate.
- FIG. 9 illustrates a data processing system 102 including a microprocessor integrated circuit 104 and an external memory integrated circuit 106 .
- the microprocessor integrated circuit 104 includes among its many different circuit elements (not all of which are shown) a register bank 108 , a cache memory 110 , a multiplier 112 , a shifter 114 , an adder 116 , an instruction decoder 118 , a trace controller 120 and a trace data buffer 122 .
- the instruction decoder 118 receives program instruction words and then generates control signals that are used by the other elements within the microprocessor integrated circuit 104 to control the operation of those elements.
- a particular instruction may involve the performing of an arithmetical logical operation upon values held within the registers of the register bank 108 using one or more of the multiplier 112 , the shifter 114 and the adder 116 .
- Another type of data processing instruction to which the instruction decoder is responsive is a multi-word data transfer instruction.
- An example of such a type of instruction is the LSM instruction provided by microprocessors such as the ARM7 and ARM9. Details of the operation of these example multi-word data transfer instructions may be found in the Data Sheets for the above microprocessors.
- the trace controller 120 and the trace data buffer 122 are provided on-chip to the microprocessor integrated circuit 104 .
- the trace controller 120 provides many different types of operation included within which is the initiation of tracing operations when trace triggering conditions are detected.
- the trace controller may “snoop” the address and data buses within the system to detect particular address values and data values or may be responsive to signals controlling the register bank 108 to detect accesses to a particular register within the register bank 108 .
- the trace controller 120 may serve to initiate tracing operation when a predetermined condition is detected and cause a trace data stream to be stored within the trace data buffer 122 .
- This stream of trace data may subsequently be downloaded from the trace data buffer to an external trace data buffer analysing system where it may be examined and interpreted by a person wishing to debug the system or understand its separation more completely.
- FIG. 10 illustrates a multi-word data transfer instruction, an LSM instruction as mentioned above.
- the instruction also includes a 16-bit field with one bit corresponding to each of the sixteen registers within the register bank 108 . A value of “1” at a particular bit position indicates that a data transfer is to take place for that register and accordingly any number of data transfers between one and sixteen can be specified by a single LSM instruction.
- the register list specifies that five data words are to be transferred between the memory addresses starting at the value held within the register R n and the registers R 0 , R 1 , R 3 , R 7 and R 11 .
- the transfers start with the lowest numbered register and progress with a memory increment of four bytes for each transfer.
- high performance embodiments of the data processing system 102 may serve to transfer two data values in parallel from the memory systems (either the cache memory 110 or the external memory 106 ) to their respective registers. This will allow an LSM instruction to complete more rapidly and speed overall processing. Within such embodiments care must be taken such that the programmer's model whereby the data transfers occur sequentially is not violated should an interrupt or exception occur partway through execution of the LSM instruction.
- FIG. 11 develops the example of FIG. 10 and uses this to illustrate the triggering of a predetermined trace initiating condition partway through the multi-word data transfer instruction LSM.
- the third data transfer of the data word DW 3 between the register R 3 and the memory location Add+8 gives rise to a trigger.
- the trigger could be from the particular register being accessed as indicated by the “#”, from the data value being transferred as indicated by the “*”, or from the memory location being accessed as indicated by the “!”. It is also possible that multiple of these conditions could be simultaneously met resulting in the trace triggering occurring at that point within the multi-cycle multi-word data transfer instruction.
- the trace controller 120 detects the trace trigger condition and initiates tracing operation by writing a trace data stream of trace data to the trace data buffer 122 starting from the transfer that triggered the trace.
- the multi-word data transfer instruction itself is written into the trace data stream followed by the data value and the address value that gave rise to the trace trigger.
- the remaining data transfers up to the end of the multi-word data transfer instruction (which may be a write or a read) result in trace data being added to the trace data stream.
- place holder data codes may be inserted for each of these transfers up to the end of the LSM instruction rather than including more detailed information.
- the place holder codes may be used by a later analysing system to count back to the register which initiated the trigger and thereby identify the register concerned.
- the trace controller 120 may be arranged to only trace the triggering transfer itself and its subsequent transfers within the same instruction with no subsequent tracing of later instructions or alternatively may be arranged to turn on tracing that remains turned on from that point forward. Both of these and other possibilities will be apparent to those in the field.
- FIG. 12 schematically illustrates the control operation that may be performed by the trace controller 120 .
- the trace controller 120 continuously checks to determine whether it has been triggered to start tracing.
- a check is made as to whether or not the trace has been triggered during execution of a multi-word data transfer instruction LSM. If the trace trigger is not the result of a multi-word data transfer instruction, then processing proceeds to other routines 128 that will not be described further in the context of this technique.
- step 130 is executed at which the instruction, data word and memory address are written into the trace data stream for the triggering operation.
- a check is made at step 134 as to whether or not this is still part of the same LSM instruction. If the same LSM instruction is continuing, then processing proceeds to step 136 at which a place holder code is inserted into the trace data stream to indicate a further data transfer and processing is returned to step 132 . If the test at step 134 indicates the multi-word data transfer instruction has finished, then the tracing of that instruction finishes. In some embodiments tracing may remain switched on and subsequent instructions be traced into the traced data stream or alternatively tracing may cease if only the particular triggering instruction was set up to be traced.
- FIG. 13 schematically illustrates the processing that may be performed within a trace data analysing system responsive to the trace data stream produced in accordance with the embodiment described above.
- an LSM multi-word data transfer instruction is encountered within the trace data stream (or at least the instruction portion of the trace data stream).
- the analysing system counts through to the end of the transfers marked within the trace data stream for that LSM instruction until the final data transfer and total count of the data transfers is established within the trace data stream.
- ETM10 ETM packet Several bytes of related data placed into the ETM FIFO in a single cycle. Up to 3 packets can be placed into the ETM10 FIFO in one cycle Packet header The first byte of an ETM packet that specifies the packet type and how to interpret the following bytes in the packet CONTEXT ID A 32bit value accessed through CP15 register 13 that is used to identify and differentiate between different code streams. This value was previously referred to as the Process ID in ETM7 and ETM9 documentation. The name has changed to avoid confusion with the 7bit FCSE PID register, which is also located in CP15 register 13 and has also been referred to as Process ID.
- LSM Load or Store Multiple Instruction LDM, STM, LDC or STC instruction Exceptions Instructions that interrupted by an IRQ, FIQ, PABORT, or reset assertion
- ETM10 is a real time trace module capable of instruction and data tracing. Functionality is similar to that of previous ETM implementations for the ARM7 and the ARM9. It is assumed that the reader is familiar with the original ETM specification which is outlined in the Embedded Trace Macrocell Specification (ARM IHI 0014D). This specification is not intended to restate the common architectural features between ETM10 and previous ETM versions, but rather to discuss the portions of the ETM specification that change for ETM10. Most of these changes involve the creation of a new ETM protocol that is capable of properly tracing ARM1020E. This protocol is intended to be extensible for tracing future ARM cores as well.
- the Embedded Trace Macrocell is an integral part of ARM's Real Time Debug solution which includes the ETM, a trace port analyser, and a software debugger (such as ADW).
- An Embedded Trace Macrocell consists of two parts, a trace block and a trigger block.
- the trace block is responsible for creating the compressed trace and outputting it across the narrow trace port.
- the trigger block contains programmable resources that allow the user to specify a trigger condition.
- the trigger block resources are also used as a filter to control which instructions and which data transfers are traced.
- All ETM configuration registers (including the trigger block resources) are programmed through the JTAG interface. The user accesses these registers using a software debugger. Once the trace has been captured, the debugger is also responsible for decompressing the trace and providing with user with a full disassembly of the code that was executed.
- the debugger software Since the debugger software would not be capable of processing the ETM trace port output in real time, the trace is initially captured into an external Trace Port Analyser (TPA).
- TPA may be a fully functional logic analyser, or an ETM specific device such as the Agilent nTrace box.
- the debugger extracts the trace information from the TPA once the trigger condition has occurred and the debug run has completed.
- ETM10 is functionally identical to ETM7 and ETM9.
- ETM10 will provide equivalent instruction and data tracing capability to that provided by ETM7 and ETM9 with just a few minor differences.
- This section describes the changes that are being made to the ETM architecture for ETM10 and why they are being made. Many changes affect only the decompression software and are invisible to the rest of the trace toolkit software as well as the end user. However, some changes do affect the programmer's model or result in minor differences in tracing behaviour from ETM7 and ETM9. Such changes are noted in this section. Any changes for ETM10 that require in-depth explanations of the new protocol are covered more thoroughly in the protocol description given in section 5.
- ARM10 implements “branch folding” which means a branch can be predicted, pulled out of the normal instruction stream, and effectively executed in parallel with the next instruction in the program. These folded branches are referred to as branch phantoms.
- branch folding means a branch can be predicted, pulled out of the normal instruction stream, and effectively executed in parallel with the next instruction in the program.
- These folded branches are referred to as branch phantoms.
- the PIPESTAT encodings in the old protocol only account for one instruction executed per cycle. To allow branch phantoms to be traced, new encodings will be added to the PIPESTAT field that represent a folded branch in parallel with an instruction.
- the new PIPESTAT values are given in the ETM10 protocol specification in section 5.
- Folded branches require changes to the trigger block as well.
- a branch When a branch is folded, effectively two instructions are executed in parallel. Since the PC value for these two instructions is not guaranteed to have any identifiable relationship, two address comparisons must be made each cycle. This implies that each address register will require two comparators. Both comparator outputs will be taken into consideration when determining whether or not tracing is enabled. (If either of these two instructions should be traced, then tracing will be enabled that cycle.) Special care has been taken to insure that, at most, one extra instruction is traced due to branch folding. In general, the user does not need to be aware when a branch has been folded and executed in parallel with the next instruction to properly program TraceEnable or ViewData.
- ETM10 may have more occurrences of multiple transition requests in a cycle since ARM10 supports more parallel execution.
- the user will need to be aware of this behaviour when programming the sequencer, but there is a workaround for simple events. If the desired behaviour is to transition from state 1->2 based on event A and from state 2->3 based on event B, program 1->2 to occur on event (A & !B), 2->3 on event B, and 1->3 on event (A & B). Programming the sequencer in this way insures the proper handling of simultaneous occurrence of event A and event B.
- ARM10 has a non-blocking data cache that allows other instructions, including other memory instructions, to execute underneath a single outstanding miss; thereby allowing the data cache to return data to the core out-of-order. This feature is an issue for tracking load data since the current protocol expects load data to be placed in the FIFO in-order. Data packets are now prefixed by a header byte in part to accommodate out-of-order load miss data. Header bytes are described in detail in section 5.
- ETM10 has data comparators which are used in conjunction with a pair of address comparators. When used, the comparator will only trigger a match when the data matches as well. Since other memory accesses can occur underneath a miss, a bit is added to each comparator to remember whether or not the address for a load request that resulted in a miss matched. When the load miss data is returned, the data value comparison is done, and the saved address match bit is used to qualify the results of the comparison. This match bit is then cleared. In some cases, the user may not wish to wait for miss data to be returned to enable the comparator.
- the user should be aware that using data values to create an event, such as a sequencer transition, could result in out-of-order events occurring since the load data may be returned out-of-order. If the user has concerns that ARM10's non-blocking cache may affect programmed events, this feature may be disabled in the core through writes to the cp15 configuration register (r 1 ). Refer to the ARM1020E TRM (reference 3) for more information.
- Bit 7 of the access type register is also used to specify comparator behaviour when an abort, interrupt, or soft reset occurs. These conditions are generically referred to as exceptions. If a data access is aborted and bit 7 is asserted, the comparator will NOT result in a match output, regardless of whether or not a data match is requested. If the comparator is tied to an instruction address, then the exact match bit is used to prevent matches on instructions, which are marked as exceptions. This behaviour is often desired when a comparator is meant to fire just once since instructions and data requests that result in exceptions are usually reattempted once the aborting or interrupting condition has been resolved. In the data access case, when bit 7 is not asserted, an aborted access will result in a match based purely on the address since the data value is assumed to be invalid.
- Exact Match bit is used for determining proper handling of load misses and data aborts since the desired behaviour would typically be the same for both cases.
- the default value for the Exact Match bit is zero.
- ARM1020E has a 64 bit data bus capable of returning 64 bits of data in a single cycle.
- ETM10 must be capable of tracing two adjacent data values in a single cycle.
- two ViewData outputs are now generated. However, there is still just one output for events and one output for TraceEnable. Having one event output can affect the counter and sequencer logic since two adjacent 32 bit requests that are accessed in the same cycle will only result in one decrement of the counter or only one state change by the sequencer. This should be taken into account by the user when programming event logic, but it is not expected to be a significant problem.
- the ARM1020E has an independent load/store unit, which allows other instructions to execute underneath a load or store multiple instruction, hereafter referred to as an LSM, while the load/store unit iterates through the data accesses. (i.e. executing an LSM does not stall the core). To support this, some changes are required to the address comparator output and to the assertion of TraceEnable:
- the ETM protocol allows for instruction tracing to be enabled based on load/store data addresses (and data values). Since on ARM10, the LSM instruction may no longer be in the core's execute stage when the tracing enabling event occurs, this instruction address will need to be kept around and broadcast in a special way to support this feature. This is accomplished using the LSM in Progress TFO packet. Trace Packet Offsets are described in section 5.2.4.
- auxiliary data types i.e. the tracing of data values other than those for load, store, and CPRT instructions.
- This auxiliary data type tracing is meant to allow for expansion of ETM tracing, which may include the tracing of external ASIC data in future versions of the ETM. More information is given on auxiliary data tracing in the data headers discussion in section 5.
- CONTEXT ID values need to be broadcast whenever they are updated and whenever a TFO packet is required for synchronisation.
- CONTEXT ID values are output when they are updated by simply enabling data tracing for the CPRT instruction that resulted in a CONTEXT ID change.
- a unique data header for this data packet allows the decompressor to recognise that the data is a new CONTEXT ID value (data headers are discussed in section 5).
- the ETM also broadcasts the current Context ID value whenever trace is enabled, and during trace synchronisation cycles which are described in section 5.2.4.
- the CONTEXT ID update instruction is MCR c15, 0, rd, c13, c0, 1.
- ETM10 Rather than requiring another 32 bit port on the ARM10 ⁇ ->ETM10 interface, ETM10 recognizes Context ID updates and maintains the current Context ID value in an internal shadow register. To properly maintain coherency, this register will always be updated, even when the ETM is in POWERDOWN mode. (ETM register 0x4, bit 0 is asserted).
- CONTEXT ID values for trace filtering is being added as an additional feature for ETM10. This will be implemented via a new set of programmable registers in the ETM in which an expected CONTEXT ID value can be specified:
- Bits 9 : 8 of the address comparator access type registers will indicate whether CONTEXT ID comparators are used. A value of 00 causes the CONTEXT ID comparators to be ignored. A value of 01, 10 or 11 causes the address comparator to match only if the current CONTEXT ID matches that in CONTEXT ID comparator 1 , 2 or 3 respectively, after taking account of the CONTEXT ID mask.
- New event resources will be allocated to allow the CONTEXT ID comparators to be accessed directly from within the event block (see section 3.3.4 of ARM IHI 0014D). These new resources will be mapped to 0x58 ⁇ 0x5A:
- the ARM1020E Macrocell will be capable running at core frequencies beyond 300 MHz. Previous ETM implementations have not pushed frequencies beyond 200 MHz. The maximum output frequency attainable for an ETM trace output is dependent upon the maximum sample frequency of the trace analyser and the maximum output frequency attainable at the pads. Agilent and Tektronix analysers can capture at a maximum frequency of 333 MHz and 400 MHz, respectively. However, it is highly unlikely that any CMOS pads available from ARM partners will be capable of providing clean, traceable signals at this frequency. Therefore, the pads are expected to be the speed-limiting factor. Some speed improvements can be obtained by using larger pads and/or using board level buffering. These techniques may allow us to trace reliably at 200 MHz. For tracing at higher speeds, there are two options. We can double the pin count and halve the frequency (a demultiplexed trace port), or we can utilise an on-chip trace buffer. Both techniques have positive and negative points.
- the on-chip buffer has the advantages of tracing reliably at the core clock speed and of not requiring any extra pins. In fact, if all trace capturing will be done utilising the on-chip buffer, then the externally visible ETM port can be eliminated since the on-chip buffer would be downloaded via Multi-ICE through the JTAG port.
- the disadvantage of this solution is that the size of the on-chip buffer is typically quite small, on the order of 8–16 KB. Therefore, tracing depth is limited. Larger on-chip trace buffers are possible, but directly impact the size of the ASIC, and even a small trace buffer may use more silicon space than can be afforded in some designs.
- the ARM10200 rev 1 test chip will be built with a demultiplexed trace port for high-speed tracing.
- An on-chip trace buffer will not be part of the ARM10200 rev 1 test chip.
- an ETM10 compatible on-chip trace buffer may offer additional features, such as dynamic trace compression, and it may in fact be integrated directly into ETM10 design as a FIFO replacement.
- synchronisation occurred via a five-byte instruction address every 1024 cycles, and a five-byte data address every 1024 cycles.
- these synchronisation points will be configurable via a new 12 bit programmable register.
- Configurable synchronisation makes it easier to utilise a full range of trace buffer sizes. Small trace buffers, such as the on-chip trace buffer, can synchronise frequently to avoid throwing away large portions of the trace, while larger trace buffers can synchronise infrequently to avoid wasting trace throughput on unneeded synchronisation.
- the default counter value will be 1024 cycles. To prevent data address and instruction address synchronisation from occurring concurrently, data address synchronisation will occur when the counter reaches its midpoint value and instruction address synchronisation will occur when the counter reaches zero.
- the address for the new synchronisation register is 0x78.
- the current protocol specifies that direct branches to entries in the interrupt vector table must be traced as indirect branches. This is no longer always possible as phantom branches cannot be converted into indirect branches within the proposed protocol. Therefore for consistency and simplicity direct branches to interrupt vectors will no longer be traced as indirect branches, regardless of whether or not the direct branch was a branch phantom. It is possible to detect branches to the PABORT, FIQ, IRQ, DABORT, and RESET vectors due to a special encoding in address byte 5 that is described in 5.3.1
- the 4-bit ETM protocol version field present in the configuration code register (register 0x01) on ETM7 and ETM9 has been determined to be insufficient to support future protocol versions for the ETM. Therefore, a new ETM ID register has been defined that contains fields specifying the ARM core for which it is intended as well as minor and major protocol revision numbers. This register is mapped to register address 0x79 and is considered valid whenever bit 31 in the configuration register is set. This allows ETM7 and ETM9 to still use protocol variants 0–7 without requiring the ID register.
- the ETM ID register will contain a 32 bit value broken up into the following fields:
- ETM10 rev0 will have the ID value 0x41012100.
- a new event resource will be included to give the current state of the TraceEnable start/stop logic. This shall be given resource number 101 1111 (see section 3.3.4 of ARM IHI 0014D), and shall be asserted whenever the Trace Start/Stop block is active. ETM versions that support the start/stop resource will also assert bit 23 in the ETM control register.
- TPAs will need a minor change to support the new trigger and trace disable status values for ARM10. Namely, they must ensure that PIPESTAT[ 3 ]/TRACESYNC is LOW in order to detect TR and TD PIPESTATs. For logic analysers this is simply a minor software change. The Agilent nTrace will require minor hardware changes as well. To support high speed tracing through a demultiplexed, half speed ETM port, the TPA will need to be capable of capturing two core cycles worth of trace data in each cycle. This data will be broadcast across two Mictor connectors. Therefore, support for multiple connectors is required as well. For more information on these changes, please refer to reference 4.
- ETM7 and ETM9 register 0x0B was used to set the level at which the FIFO must reach before FIFOFULL would be asserted.
- FIFOFULL this register is not used and instead FIFOFULL, when enabled, is asserted whenever new packets are to be placed in the FIFOFULL.
- ETM10 is more deeply pipelined than ETM7/9, and FIFOFULL can only be asserted early enough to be useful if it is used in this way.
- the FIFOFULL register is reused as a read-only register that specifies the FIFO size. FIFO size is something that could not be determined by software in ETM7/9.
- DBGRQ will be ignored. Therefore, it is useful to have some other mechanism to allow the core to recognize that a trigger has occurred.
- a single bit TRIGGER output has been added to the ETM interface for ETM10.
- the TRIGGER output is asserted whenever the four-bit TRIGGER status is driven on the PIPESTAT bus. This signal can then be used by an interrupt controller to notify the core of the trigger via the assertion of an interrupt.
- the TRIGGER output can be left unattached if it is not needed.
- the counter event registers had an extra bit 17 which could be used to count continuously. This bit has been removed since its behaviour is redundant and hard to verify. If the user wants a continuous counter, simply program the event equal to external resource 15 , which is hardwire to be always active.
- the ETM10 trace port consists of two signals, PIPESTAT and TRACEPKT, which are both valid on the rising edge of TRACECLK (which has the same frequency as GCLK.)
- PIPESTAT has been expanded for ETM10 from a 3 bit to a 4-bit signal to add encoding space for branch phantoms.
- TRACEPKT has not changed from the previous ETM versions; it can be 4, 8, or 16 bits depending on the configuration.
- the TRACESYNC pin has been removed from the protocol since synchronization is now achieved via another mechanism. The overall result is a trace port with the same pin count as previous ETM implementations.
- the eight new branch phantom encodings are added to account for branch phantoms that are executed in parallel with the following instruction. These encodings should always be interpreted as the branch instruction being first in the execution stream. Only direct branches are predicted, so branch phantoms never place data packets in the FIFO. Folded branches that are mispredicted will result in a normal IE/IN PIPESTAT since any instruction that would have been executed in parallel was from the incorrect instruction stream and was therefore canceled.
- All mnemonics starting with ‘D’ mean that a data packet of some sort has been placed in the FIFO that cycle and will eventually be output on the TRACEPKT pins.
- packet for the new protocol refers to a multiple byte quantity that is placed in the FIFO rather than a single byte in the FIFO.
- the data packet may be a branch address, a load/store transfer, a CPRT transfer, or an auxiliary data packet.
- ETM10 is will place up to a maximum of three data packets in the FIFO in one cycle (two LDST/CPRT transfers and one branch address packet.) Note that three packets in one cycle is a limitation of the hardware, not the protocol.
- Non-wait PIPESTAT values i.e. those that indicate an instruction was executed, are always given on the first cycle the instruction is executing. This distinction is important for LSM instructions that execute and return data for several cycles. Note that this behavior is different from previous protocol versions, which would give the executed PIPESTAT value on the LAST cycle the LSM was executed.
- Not executed PIPESTATs can occur due to two reasons. Either the instruction has failed its condition codes, or it was not executed due to an exception. As mentioned earlier, posible exceptions include interrupts, prefetch aborts, and reset assertion. Load/store instructions that result in data aborts are not given a IN/DN status since they are considered to have executed. The decompressor needs to know when an exception is preventing an instruction from executing. This information is used to prevent late data packets from a previous LSM instruction from being attached to the exception instruction. (The only data packets allowed for an instruction with a ‘not executed’ PIPESTAT is a branch address.)
- a status of TD means that trace FIFO data is not present on the TRACEPKT this cycle. There are two reasons why this could occur.
- a TFO or Trace FIFO Offset, is used when decompressing the trace information to synchronize between the pipeline status (PIPESTAT) and the FIFO output (TRACEPKT).
- TFOs are generated whenever trace is first enabled and whenever the instruction synchronization counter reaches zero.
- Trace FIFO offsets replace the address packet offset (APO) information that was used in previous ETM implementations. Rather than counting branches, TFOs count the number of bytes that are currently in the FIFO. Synchronizing in this manner removes the need for the TRACESYNC pin in the protocol. It also removes the need for starting tracing with a BE PIPESTAT followed by two dead cycles for APO values.
- TFOs for synchronization are generated whenever all the following criteria are met:
- the TFO cycle counter is reset to whatever value has been programmed into the instruction synchronization register (default value is 1024) and begins counting again.
- the ETM is forced into overflow as a way to force synchronization to occur.
- Some trace is lost in this scenario, but this is not thought to be an issue since, if this happens, the processor is most likely stuck in an infinite loop. Therefore, no meaningful trace is lost. The only time this may not be the case is if the synchronization counter is set to some reasonably low number. Therefore, it is ill advisable to set the synchronization value too low (anything below 50 cycles).
- TFO packet When a TFO cycle occurs, several bytes of data are placed on the FIFO that cycle. This data is referred to as a TFO packet and typically consists of a special header byte, the current CONTEXT ID, and a full instruction address.
- the proper format for TFO packets is given in section 5.4.
- the decompressor should always expect this extra nibble whenever a TFO is generated on an odd nibble regardless of whether the TFO is due to synchronization or Trace being enabled.
- FIFO output is delayed until the complete TFO value (and extra nibble, if required) has been output on TRACEPKT[ 3 : 0 ].
- a trigger status implies that the real four-bit status for this cycle is placed on TRACEPKT[ 3 : 0 ] and FIFO output is delayed by one cycle. This behavior is identical to ETM7 and EMT9. If a trigger and a TFO want to occur at the same time, the PIPESTAT value on TRACEPKT[ 3 : 0 ] will be TD. This is uniquely identifiable as a true TFO since WT pipestats will never be converted to TD pipestats when a trigger occurs. In the four bit port case, if a trigger wants to occur in the second cycle of a TFO broadcast (or the gap cycle), the trigger will occur and the FIFO output will be delayed by an extra cycle to output the remaining TFO nibble(s). Therefore, triggers are never delayed and are guaranteed to be output immediately when generated.
- Packets are placed in the FIFO due to a PIPESTAT value with the ‘D’ encoding. Up to three packets (two data packets and one branch address packet) can be placed in the FIFO in a single cycle.
- packet header values Up to three packets (two data packets and one branch address packet) can be placed in the FIFO in a single cycle.
- the C bit on a data header is used to inform the decompression tool how many packets are being inserted into the FIFO in a single cycle.
- the C bit is asserted for each packet inserted up to but not including the last packet. This is necessary for the decompressor to know which packets should be tied to which cycle, and therefore which instruction. This C bit should not be confused with the address continue bit which is indicated by a lower case ‘c’.
- Branch addresses are encoded in a similar way to previous ETM implementations.
- a branch packet can still be one to five bytes long, and the decompression tool should expect more bytes whenever the c bit is enabled.
- bit zero of a branch address is no longer used to differentiate between Thumb and ARM state. Instead, all branch addresses are prefixed, pre-compression, with a one in 33 rd bit position. Once compressed, all branch addresses are suffixed with a one in the 0 th bit position. The one in bit zero identifies the packet as a branch address, and the one in bit 33 is used to help distinguish between ARM and thumb addresses. Since ARM addresses must be word aligned, only bits [ 31 : 2 ] of an ARM address are broadcast.
- Thumb addresses are half-word aligned and therefore need only broadcast bits [ 31 : 1 ]. Broadcasting a different number of bits for ARM and Thumb addresses combined with having the 33 rd bit always asserted pre-compression guarantees that a full five byte address will be broadcast on a transition between ARM and Thumb state. Furthermore, ARM and Thumb address can always be uniquely identified by the high order bits of the fifth address byte, as shown in the following table:
- a branch target address will always be the last item to be placed into the FIFO on a given cycle. Therefore, a packet continuation bit (C bit) is not required.
- Reasons codes are no longer broadcast on address bits 6 : 4 in the 5 th byte since they are now given as part of the TFO packet header, which is discussed in section 5.4.
- Bit 6 of the 5 th byte is used to indicate an exception branch address (indicated by an ‘E’ in the table above). This bit is set on any branch due to an abort, interrupt, or soft reset. This is useful so that the decompressor can recognize, and indicate to the user, that these interrupted instructions were not actually executed.
- Bit 7 and Bit 5 of the fifth address byte remain reserved for future use.
- the normal data header is used for all loads that do not miss in the cache and for store data packets. It is also used for CPRT data packets if CPRT data tracing is enabled. If data address tracing is enabled, the data address will be broadcast after the header packet and before the data value, if present. Data addresses are broadcast using the same compression technique as instruction branch addresses and therefore consist of one to five bytes. As is true for previous ETM implementations, whether or not data addresses are traced must be statically determined before tracing begins. If two normal data packets are given in a single cycle (due to a 64 bit data transfer) only the first packet will contain a data address.
- the data address is only broadcast with the first data packet, even though subsequent data packets will be transferred in different cycles.
- the ‘A bit in the normal data header is used to specify that this is the first data packet for a particular instruction, and therefore a data address should be expected (if address tracing is enabled). Having this information available in the header byte allows the decompressor to maintain synchronisation when tracing through sections of code which are not decompressable (i.e. any region for which a binary is not available).
- the ‘A’ bit is not asserted on CPRT packets.
- the ‘MSS’ bits in the normal data encoding are used for data value compression.
- the SS bits specify the size of the data value transferred. Leading zeros are removed from the value as a simple form of data compression. Preliminary experiments show this compression technique yields about 20–30% compression, which is enough to offset the additional bandwidth cost of the header byte. Encodings with the M bit set are reserved for future compression techniques. The exact encodings for the MSS bits are given in the following table:
- the Load Miss Occurred and Load Miss Data header types handle load requests that miss in the data cache.
- a Load Miss Occurred packet is placed in the FIFO where the data value is expected. If data address tracing is enabled, the packet will include the data address. Otherwise, the packet will consist of just the Load Miss Occurred header byte.
- the decompression software will then know that the data value is now an outstanding miss, and it will be returned later.
- the PIPESTAT value for that cycle will be modified to the ‘+DATA’ version and the Load Miss Data packet, consisting of the Load Miss Data header byte and the actual data value, will be placed in the FIFO.
- the Load Miss Data packet will never include a data address. Since the load/store unit must have a free cycle to return Load Miss data, this data will never be returned in the same cycle as data for another load or store request.
- the ‘TT’ bits in the Load Miss header types are used as a tag to identify each load miss.
- the Load Miss Occurred packet will always have the same tag value as it's corresponding Load Miss Data packet.
- ARM1020E only supports one outstanding Load Miss at a time, but a second load miss packet may be broadcast before data for the first miss is returned. Therefore, to uniquely identify all load misses, tag values 2′b00 and 2′b01 are supported on ETM10 rev 0. Two bits have been allocated to the tag field to support future processors that may allow more outstanding misses.
- this tagging mechanism will support future processors that may return miss data out-of-order.
- Load Miss data When Load Miss data is returned for the 64 bit case, it is always returned as two separate Load Miss Data packets given in the same cycle. Both packets will have the same miss tag.
- Load miss data packets use the MSS bits for size information and data compression as is done for normal data. If the decompressor receives an unexpected Load Miss data packet (i.e. a miss data packet is given without a pending miss occurred packet with the same tag), it should skip over the specified number of bytes given in the size. If trace is disabled before the outstanding miss data is returned then this data item will be placed in the FIFO with a ‘DW’ PIPESTAT as soon as it's available. If trace is enabled with a reason code of overflow or exited debug, the decompressor should cancel any pending Load Miss packets.
- an unexpected Load Miss data packet i.e. a miss data packet is given without a pending miss occurred packet with the same tag
- trace is disabled before the outstanding miss data is returned then this data item will be placed in the FIFO with a ‘DW’ PIPESTAT as soon as it's available. If trace is enabled with a reason code of overflow or exited debug, the
- auxiliary and full-visibility data header encodings are reserved slots set aside for expandability in the protocol. It is possible that these packet types will be used for tracing auxiliary data both internal and external to the processor (Full-Visibility refers to tracing all register file updates). Like other data packets, auxiliary data packets utilise the SS bits for size information. Full-Visibility data tracing supports the M bit for further compression as well. These packet types will not be used on ETM10 rev 0.
- the Context ID header byte is only used when the Context ID is modified via the Context ID update instruction: MCR c15, 0, rd, c13, c0, 1.
- the size of the data value is statically determined by the Context ID size specified in the ETM10 control register (register 0x0, bits [ 15 : 14 ]) Only the number of bytes specified will be traced even if the new value is larger than the number of bytes specified. If the size is specified as zero, then Context ID updates will not be traced. Note that even though the Context ID update instruction is an MCR, Context ID value tracing is completely independent from tracing data values from other CPRT instructions.
- a normal data packet is placed in the FIFO containing the data address (if address tracing is enabled) and the data value (if data value tracing is enabled). All subsequent data transfers for this LSM will result in a packet being placed in the FIFO. If subsequent values are traced, then a normal data packet, giving the data value only, will be traced. If subsequent data transfers should not be traced, then Value Not Traced packets will be placed on the FIFO for these transfers. Value Not Traced packets consist of only the Value Not Traced header byte. The decompression software can then use the Value Not Traced packets in combination with the normal data packets to determine which LSM values were traced and which were not by working backwards from the final data transfer.
- TFO packets are placed in the FIFO by a TFO cycle (described in Section 5.2.4). Since the decompressor will know when a packet is placed in the FIFO by a TFO, TFO packets have their own header byte encodings, which are completely independent from the encoding space used by PIPESTAT data packets.
- TFO packet header encodings are completely independent from the encoding space used by PIPESTAT data packets.
- TRACEPKT[ 1 : 0 ]! 2′b10 for the first byte of a TFO packet
- this TFO packet consists of just an instruction address. Since a full address is always required, no compression is attempted and the address is always output as a four-byte value. Bit 0 of the address specifies whether it is a Thumb or an ARM instruction address. When a TFO packet consist of just the instruction address, this implies:
- TFO packets consisting of just an address are not strictly required for protocol compliance and will not be implemented on ETM10 rev 0.
- Normal TFO packets consist of a header byte followed by 0 to 4 bytes of CONTEXT ID, followed by a 4-byte instruction address.
- the number of CONTEXT ID bytes traced is statically determined by ETM Control register bits [ 15 : 14 ].
- the instruction address is always four bytes and is not compressed. Bit 0 specifies the Thumb bit.
- the TFO header byte contains the two-bit reason code (labeled as RR in the table above). These reason codes are consistent with the ones used by ETM7 and ETM9 in protocol versions 0 and 1. The reason codes are given in the following table:
- LSM in Progress packets occur only when trace is enabled in the middle of a multiple memory access instruction (LDM, STM, LDC, or STC), and another instruction is currently executing.
- LDM multiple memory access instruction
- STM STM
- LDC LDC
- STC multiple memory access instruction
- These packets consist of a header byte followed by 0 to 4 bytes of CONTEXT ID, followed by a 4 byte instruction address for the LSM, followed by 1 to 5 bytes of compressed address for the instruction currently executing.
- the LSM instruction is a fixed four-byte address with bit 0 specifying the Thumb bit.
- the current instruction address is compressed using the same technique as branch addresses. (as specified in section 5.3.1)
- the final instruction address is compressed relative to the full address from the LSM instruction.
- the next instruction PIPESTAT will be for the instruction pointed to by the second address and tracing begins in the normal way from this point forwards.
- This packet type is necessary for properly tracing all instructions that touch a particular data address or data value. Without it, the LSM instruction could not be properly traced based on the data address. Note that instructions occurring underneath the LSM are traced, even if tracing was programmed to turn on only during the LSM itself. Similarly, if tracing is turned on due to the instruction address of an instruction that just happens to execute underneath an LSM, a LSM in Progress TFO packet will still be output. For further clarity of the differences between the Normal TFO packet and the LSM in Progress TFO packet, the following table expresses the bytes that should be expected for each case:
- This section describes the signal interface between ARM1020E and ETM10.
- the majority of the interface is driven by ARM1020E into ETM10.
- Signal descriptions are divided into custom datapath inputs, synthesised control inputs, and ETM outputs. Synthesised control signals can be changed later, but datapath signal changes require custom logic rework and, therefore, these cannot be changed late in the design.
- All input signals are registered immediately inside ETM10 and all outputs are driven directly from the output of a register.
- the interface consists of a total of 220 signals, which includes 213 inputs and 4 outputs from an ETM10 perspective.
- ETM data tracing There are four data buses of interest for ETM data tracing: load data, store data, MCR data, and MRC data. All four of these buses are 64 bits in width. Since it is only possible for one of these buses to contain valid data in any given cycle, all four buses are muxed down within ARM1020E to one 64 bit data bus, ETMDATA. ETMDATA is registered within ARM1020E before it is driven to the ETM. ETMDATA is valid in the write (WR) stage of the ARM1020E pipeline. There are four address buses driven from ARM1020E to ETM10. Three of these buses are for instruction addresses and one is for data addresses. The R15 buses are driven to ETM in the execute (EX) stage of the ARM1020E pipeline while the IA and DA address buses are valid in the memory (ME) stage. All datapath buses driven to ETM are given in the following table.
- ETMDATA[63:0] Contains the data value for a Load, Store, MRC, or MCR instruction DA[31:0] Data address bus. Gives the address for every load or store transaction IA[31:1] Instruction address bus. Gives the address for every instruction fetch.
- R15BP[31:1] Address for the branch phantom currently in execute
- R15EX[31:1] Address for the instruction currently in execute 1.25
- ETMCORECTL includes a wide variety of control signals that all come from the ARM10 core. These signals are all registered within the core and combined onto this common bus before they are driven to ETM10. The control signals present on this bus and their meaning is given in the following table. All of these are valid in the write stage (WR) of the ARM1020E pipeline, unless specified otherwise.
- LSCMInit Current instruction is a LSM InstValid instruction
- Exception Current instruction is an InstValid exception (interrupt, reset, or abort)
- ETMBranch Last instruction executed is an Asserted before indirect branch or coincident ForcePF TbitEx Asserted when ARM1020E is InstValid in thumb state (valid in ME)
- PreLoad Current instruction is a preload InstValid and should not be traced
- DnMREQ Qualifies the Data Address bus, None DA DMAS[1:0] Load or store data size
- DnMREQ ETMSwap Indicates a 64 bit store to a big DnMREQ endian memory device.
- This signal qualifies the data driven on the bus ETMDATA[ 63 : 0 ]. There is one bit for each half of the data bus.
- the ETM output FIFOFULL When enable, the ETM output FIFOFULL is asserted whenever there are bytes placed in the FIFO, and it remains asserted until the FIFO is empty. This behaviour is slightly different from ETM7/9, which waited until the FIFO reached a certain specified level before asserting FIFOFULL (see section 4.16) FIFOFULL is used by the core, in this case ARM1020E, to stall the ARM pipeline. This prevents ETM overflow, thus guarantees a complete trace with the side effect of changing slightly the timing of events happening in the core. Note that due to timing considerations, the assertion of FIFOFULL will not result in the immediate stalling of ARM1020E.
- ETM10 can be programmed to assert DBGRQ whenever the trigger condition occurs. DGBRQ will remain asserted until DGBACK is observed. DBGRQ should be connected to the ARM1020E external debug request pin, EDBGRQ. No extra support from ARM1020E is required for this ETM output. If the EDBGRQ input is already in use by some other functional block in the ASIC, the multiple DGBRQ signals can be ORed together. Note that enabling debug in this manner is not guaranteed to fall on any particular instruction boundary. Furthermore, the core only recognizes EDGBRQ if ARM10 is currently in hardware debug mode.
- ETM10 uses the same TAP interface wiring as previous ETM versions.
- the TDO pin is connected to the ARM1020E scan expansion input SDOUTBS.
- ETM10 registers are accessed via scan chain 6 and are programmed in a manner identical to previous ETM implementations. No extra support from ARM1020E is required for this ETM output.
- ETM7/9 have been made available in small, medium, and large configurations.
- Medium and large configurations offer more trigger hardware resources and increased FIFO depth at the cost of additional area.
- Different configurations can be chosen for different ASIC applications by simply resynthesising the soft macro with the new configuration.
- ETM10 will offer a similar range of configurations.
- the following table presents the configurations currently proposed for ETM10.
- Most trigger resources are identical to ETM7 and ETM9 with the exception of data comparators in the large configuration which was decreased from 8 to 4 due to the larger size of the 64 bit comparators.
- Increased FIFO sizes in each configuration reflect the need to support the higher instruction throughput (i.e. performance) of ARM1020E.
- FIFO sizes for each configuration may increase based on area impact and feedback from performance modelling.
- the gate counts given for ETM10 configurations are estimates based on the initial synthesis of the ETM10 rtl model. These estimated gate counts are likely to be different than what is achieved in the final implementation.
- a large size ETM10 is what will be placed on the ARM10200 testchip.
- the corresponding number of resources for ETM9 in each category is given in parentheses for comparison.
- ETM10 Medium Small ETM10 ETM10 Large ETM10 Resource type (ETM9) (ETM9) (ETM9) Pairs of address 1 (1) 4 (4) 8 (8) comparators Data comparators 0 (0) 2 (2) 4 (8) Memory map decoders 0 (4) 0 (8) 0 (16) CONTEXT ID 0 (0) 1 (0) 3 (0) comparators Sequencers 0 (0) 1 (1) 1 (1) Counters 1 (1) 2 (2) 4 (4) External inputs 2 (2) 4 (4) 4 (4) External outputs 0 (0) 1 (1) 4 (4) FIFO depth 15 (9) 30 (18) 60 (45) Trace packet width 4/8/16 (4/8) 4/8/16 (4/8/16) 4/8/16 (4/8/16) Approximate Gate 35k (25k) 50k (35k) 75k (60k) count Approximate Area 1.8 mm 2 2.3 mm 2 4.7 mm 2 (0.25 process) (1.1 mm 2 ) (1.58 mm 2 ) (3.1 mm 2 ) Approximate Area 1.0 mm 2 1.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/773,387 US7093236B2 (en) | 2001-02-01 | 2001-02-01 | Tracing out-of-order data |
US09/792,643 US7020768B2 (en) | 2001-02-01 | 2001-02-26 | Apparatus and method for facilitating debugging of sequences of processing instructions using context identifier comparison |
US09/876,220 US7093108B2 (en) | 2001-02-01 | 2001-06-08 | Apparatus and method for efficiently incorporating instruction set information with instruction addresses |
GB0125095A GB2371897B (en) | 2001-02-01 | 2001-10-18 | Tracing out-of-order data |
JP2001384402A JP4038372B2 (ja) | 2001-02-01 | 2001-12-18 | 順序外データのトレーシング |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/773,387 US7093236B2 (en) | 2001-02-01 | 2001-02-01 | Tracing out-of-order data |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/792,643 Continuation-In-Part US7020768B2 (en) | 2001-02-01 | 2001-02-26 | Apparatus and method for facilitating debugging of sequences of processing instructions using context identifier comparison |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020147965A1 US20020147965A1 (en) | 2002-10-10 |
US7093236B2 true US7093236B2 (en) | 2006-08-15 |
Family
ID=25098097
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/773,387 Expired - Lifetime US7093236B2 (en) | 2001-02-01 | 2001-02-01 | Tracing out-of-order data |
US09/792,643 Expired - Lifetime US7020768B2 (en) | 2001-02-01 | 2001-02-26 | Apparatus and method for facilitating debugging of sequences of processing instructions using context identifier comparison |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/792,643 Expired - Lifetime US7020768B2 (en) | 2001-02-01 | 2001-02-26 | Apparatus and method for facilitating debugging of sequences of processing instructions using context identifier comparison |
Country Status (3)
Country | Link |
---|---|
US (2) | US7093236B2 (US20020147965A1-20021010-P00015.png) |
JP (1) | JP4038372B2 (US20020147965A1-20021010-P00015.png) |
GB (1) | GB2371897B (US20020147965A1-20021010-P00015.png) |
Cited By (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020055830A1 (en) * | 2000-03-02 | 2002-05-09 | Texas Instruments Incorporated | Correlating on-chip data processor trace information for export |
US20040103399A1 (en) * | 2002-11-22 | 2004-05-27 | Manisha Agarwala | Data trace compression map |
US20040237093A1 (en) * | 2003-03-28 | 2004-11-25 | International Business Machines Corporation | Technique to generically manage extensible correlation data |
US20050108689A1 (en) * | 2003-11-13 | 2005-05-19 | Hooper Donald F. | Instruction operand tracing for software debug |
US20050240727A1 (en) * | 2004-04-23 | 2005-10-27 | Shishir Shah | Method and system for managing storage area networks |
US20050273672A1 (en) * | 2004-05-18 | 2005-12-08 | Konda Dharma R | Method and system for efficiently recording processor events in host bus adapters |
US20060064531A1 (en) * | 2004-09-23 | 2006-03-23 | Alston Jerald K | Method and system for optimizing data transfer in networks |
US20060085688A1 (en) * | 2004-10-04 | 2006-04-20 | Nec Electronics Corporation | Trace controller, microprocessor, and trace control method |
US20060107123A1 (en) * | 2004-10-25 | 2006-05-18 | Matsushita Electric Industrial Co., Ltd. | Processor and development supporting apparatus |
US20060117229A1 (en) * | 2001-10-10 | 2006-06-01 | Arm Limited | Tracing multiple data access instructions |
US7254115B1 (en) * | 2002-08-28 | 2007-08-07 | Advanced Micro Devices, Inc. | Split-transaction bus intelligent logic analysis tool |
US7359994B1 (en) | 2002-08-28 | 2008-04-15 | Advanced Micro Devices, Inc. | Split-transaction bus decoder |
US20080115115A1 (en) * | 2006-11-15 | 2008-05-15 | Lucian Codrescu | Embedded trace macrocell for enhanced digital signal processor debugging operations |
US20080115113A1 (en) * | 2006-11-15 | 2008-05-15 | Lucian Codrescu | Non-intrusive, thread-selective, debugging method and system for a multi-thread digital signal processor |
US20080114972A1 (en) * | 2006-11-15 | 2008-05-15 | Lucian Codrescu | Method and system for instruction stuffing operations during non-intrusive digital signal processor debugging |
US20080244327A1 (en) * | 2007-03-28 | 2008-10-02 | Seagate Technology Llc | Trace device for monitoring electronic device |
US20090037704A1 (en) * | 2001-04-30 | 2009-02-05 | Mips Technologies, Inc. | Trace control from hardware and software |
US20090222797A1 (en) * | 2008-02-29 | 2009-09-03 | Infineon Technologies Ag | Apparatus and method for providing a trigger |
US20090249302A1 (en) * | 2008-03-31 | 2009-10-01 | Zheng Xu | Method and Apparatus to Trace and Correlate Data Trace and Instruction Trace for Out-of-Order Processors |
US20100083237A1 (en) * | 2008-09-26 | 2010-04-01 | Arm Limited | Reducing trace overheads by modifying trace operations |
US20100287417A1 (en) * | 2009-05-05 | 2010-11-11 | Freescale Semiconductor, Inc. | Address translation trace message generation for debug |
US20110119533A1 (en) * | 2009-05-05 | 2011-05-19 | Freescale Semiconductor, Inc. | Program trace message generation for page crossing events for debug |
US8381037B2 (en) | 2003-10-09 | 2013-02-19 | International Business Machines Corporation | Method and system for autonomic execution path selection in an application |
US8484516B2 (en) * | 2007-04-11 | 2013-07-09 | Qualcomm Incorporated | Inter-thread trace alignment method and system for a multi-threaded processor |
US8533530B2 (en) | 2006-11-15 | 2013-09-10 | Qualcomm Incorporated | Method and system for trusted/untrusted digital signal processor debugging operations |
US8615619B2 (en) | 2004-01-14 | 2013-12-24 | International Business Machines Corporation | Qualifying collection of performance monitoring events by types of interrupt when interrupt occurs |
US20140032974A1 (en) * | 2012-07-25 | 2014-01-30 | Texas Instruments Incorporated | Method for generating descriptive trace gaps |
US8689190B2 (en) | 2003-09-30 | 2014-04-01 | International Business Machines Corporation | Counting instruction execution and data accesses |
US8782664B2 (en) | 2004-01-14 | 2014-07-15 | International Business Machines Corporation | Autonomic hardware assist for patching code |
US9195457B1 (en) * | 2014-06-11 | 2015-11-24 | Amazon Technologies, Inc. | Interactive application programming interface documentation |
US10747543B2 (en) | 2018-12-28 | 2020-08-18 | Marvell Asia Pte, Ltd. | Managing trace information storage using pipeline instruction insertion and filtering |
Families Citing this family (77)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7287147B1 (en) * | 2000-12-29 | 2007-10-23 | Mips Technologies, Inc. | Configurable co-processor interface |
US7178133B1 (en) | 2001-04-30 | 2007-02-13 | Mips Technologies, Inc. | Trace control based on a characteristic of a processor's operating state |
US7181728B1 (en) | 2001-04-30 | 2007-02-20 | Mips Technologies, Inc. | User controlled trace records |
US7168066B1 (en) * | 2001-04-30 | 2007-01-23 | Mips Technologies, Inc. | Tracing out-of order load data |
US7134116B1 (en) | 2001-04-30 | 2006-11-07 | Mips Technologies, Inc. | External trace synchronization via periodic sampling |
US7069544B1 (en) | 2001-04-30 | 2006-06-27 | Mips Technologies, Inc. | Dynamic selection of a compression algorithm for trace data |
US7124072B1 (en) | 2001-04-30 | 2006-10-17 | Mips Technologies, Inc. | Program counter and data tracing from a multi-issue processor |
US7065675B1 (en) | 2001-05-08 | 2006-06-20 | Mips Technologies, Inc. | System and method for speeding up EJTAG block data transfers |
CA2347647A1 (en) * | 2001-05-15 | 2002-11-15 | Ibm Canada Limited-Ibm Canada Limitee | Storing and restoring snapshots of a computer process |
US7231551B1 (en) | 2001-06-29 | 2007-06-12 | Mips Technologies, Inc. | Distributed tap controller |
US7043668B1 (en) | 2001-06-29 | 2006-05-09 | Mips Technologies, Inc. | Optimized external trace formats |
US6834365B2 (en) * | 2001-07-17 | 2004-12-21 | International Business Machines Corporation | Integrated real-time data tracing with low pin count output |
US6990569B2 (en) * | 2001-10-25 | 2006-01-24 | Arm Limited | Handling problematic events in a data processing apparatus |
US6615371B2 (en) * | 2002-03-11 | 2003-09-02 | American Arium | Trace reporting method and system |
US7055139B2 (en) * | 2002-03-28 | 2006-05-30 | Hewlett-Packard Development Company, L.P. | Multiprocess debugging using multiple conventional debuggers |
US7099817B2 (en) * | 2002-11-22 | 2006-08-29 | Texas Instruments Incorporated | Stalling CPU pipeline to prevent corruption in trace while maintaining coherency with asynchronous events |
US7162552B2 (en) * | 2002-11-22 | 2007-01-09 | Texas Instruments Incorporated | Programmable extended compression mask for dynamic trace |
US20040128597A1 (en) * | 2002-12-17 | 2004-07-01 | Swoboda Gary L. | Apparatus and method for selecting program halts in an unprotected pipeline at non-interruptible points in code execution |
US7299386B2 (en) * | 2002-12-17 | 2007-11-20 | Texas Instruments Incorporated | Apparatus and method for detecting address characteristics for use with a trigger generation unit in a target processor |
US7331003B2 (en) * | 2003-05-09 | 2008-02-12 | Hewlett-Packard Development Company, L.P. | Match circuit for performance counter |
US7159101B1 (en) | 2003-05-28 | 2007-01-02 | Mips Technologies, Inc. | System and method to trace high performance multi-issue processors |
ES2231042B2 (es) * | 2003-08-06 | 2006-08-16 | Hewlett-Packard Development Company, L.P. | Circuito de adaptacion para contador de comportamiento. |
US20050071816A1 (en) * | 2003-09-30 | 2005-03-31 | International Business Machines Corporation | Method and apparatus to autonomically count instruction execution for applications |
US7373637B2 (en) | 2003-09-30 | 2008-05-13 | International Business Machines Corporation | Method and apparatus for counting instruction and memory location ranges |
US20050071608A1 (en) * | 2003-09-30 | 2005-03-31 | International Business Machines Corporation | Method and apparatus for selectively counting instructions and data accesses |
US7937691B2 (en) | 2003-09-30 | 2011-05-03 | International Business Machines Corporation | Method and apparatus for counting execution of specific instructions and accesses to specific data locations |
US7421681B2 (en) | 2003-10-09 | 2008-09-02 | International Business Machines Corporation | Method and system for autonomic monitoring of semaphore operation in an application |
US7225309B2 (en) * | 2003-10-09 | 2007-05-29 | International Business Machines Corporation | Method and system for autonomic performance improvements in an application via memory relocation |
US20050086455A1 (en) * | 2003-10-16 | 2005-04-21 | International Business Machines Corporation | Method and apparatus for generating interrupts for specific types of instructions |
US7257657B2 (en) * | 2003-11-06 | 2007-08-14 | International Business Machines Corporation | Method and apparatus for counting instruction execution and data accesses for specific types of instructions |
US7458078B2 (en) * | 2003-11-06 | 2008-11-25 | International Business Machines Corporation | Apparatus and method for autonomic hardware assisted thread stack tracking |
US7293164B2 (en) * | 2004-01-14 | 2007-11-06 | International Business Machines Corporation | Autonomic method and apparatus for counting branch instructions to generate branch statistics meant to improve branch predictions |
US7181599B2 (en) | 2004-01-14 | 2007-02-20 | International Business Machines Corporation | Method and apparatus for autonomic detection of cache “chase tail” conditions and storage of instructions/data in “chase tail” data structure |
US7082486B2 (en) * | 2004-01-14 | 2006-07-25 | International Business Machines Corporation | Method and apparatus for counting interrupts by type |
US7496908B2 (en) * | 2004-01-14 | 2009-02-24 | International Business Machines Corporation | Method and apparatus for optimizing code execution using annotated trace information having performance indicator and counter information |
US7114036B2 (en) * | 2004-01-14 | 2006-09-26 | International Business Machines Corporation | Method and apparatus for autonomically moving cache entries to dedicated storage when false cache line sharing is detected |
US7197586B2 (en) * | 2004-01-14 | 2007-03-27 | International Business Machines Corporation | Method and system for recording events of an interrupt using pre-interrupt handler and post-interrupt handler |
US7392370B2 (en) * | 2004-01-14 | 2008-06-24 | International Business Machines Corporation | Method and apparatus for autonomically initiating measurement of secondary metrics based on hardware counter values for primary metrics |
US7526757B2 (en) | 2004-01-14 | 2009-04-28 | International Business Machines Corporation | Method and apparatus for maintaining performance monitoring structures in a page table for use in monitoring performance of a computer program |
US7290255B2 (en) * | 2004-01-14 | 2007-10-30 | International Business Machines Corporation | Autonomic method and apparatus for local program code reorganization using branch count per instruction hardware |
US7093081B2 (en) | 2004-01-14 | 2006-08-15 | International Business Machines Corporation | Method and apparatus for identifying false cache line sharing |
US7987453B2 (en) * | 2004-03-18 | 2011-07-26 | International Business Machines Corporation | Method and apparatus for determining computer program flows autonomically using hardware assisted thread stack tracking and cataloged symbolic data |
US7296130B2 (en) | 2004-03-22 | 2007-11-13 | International Business Machines Corporation | Method and apparatus for providing hardware assistance for data access coverage on dynamically allocated data |
US7480899B2 (en) * | 2004-03-22 | 2009-01-20 | International Business Machines Corporation | Method and apparatus for autonomic test case feedback using hardware assistance for code coverage |
US7299319B2 (en) | 2004-03-22 | 2007-11-20 | International Business Machines Corporation | Method and apparatus for providing hardware assistance for code coverage |
US8135915B2 (en) | 2004-03-22 | 2012-03-13 | International Business Machines Corporation | Method and apparatus for hardware assistance for prefetching a pointer to a data structure identified by a prefetch indicator |
US7526616B2 (en) | 2004-03-22 | 2009-04-28 | International Business Machines Corporation | Method and apparatus for prefetching data from a data structure |
US7421684B2 (en) | 2004-03-22 | 2008-09-02 | International Business Machines Corporation | Method and apparatus for autonomic test case feedback using hardware assistance for data coverage |
US7886198B2 (en) * | 2005-05-16 | 2011-02-08 | Texas Instruments Incorporated | Method and system of identifying overlays used by a program |
US7774763B1 (en) | 2005-06-22 | 2010-08-10 | Emc Corporation | Techniques for forming a multi-tasking executable program and using the same |
JP4832125B2 (ja) * | 2006-03-15 | 2011-12-07 | 富士通セミコンダクター株式会社 | 性能解析装置、性能解析方法、性能解析プログラム、および記録媒体 |
WO2007114953A2 (en) * | 2006-04-04 | 2007-10-11 | Insightful Corporation | Method and system for providing a visual debugger for an interpreted statistical language |
US20080155235A1 (en) * | 2006-10-02 | 2008-06-26 | Dewey Douglas W | Instructions Capable of Preventing Incorrect Usage of UContext Functions in a Multi-Process Environment |
US7536615B1 (en) * | 2007-03-26 | 2009-05-19 | Lattice Semiconductor Corporation | Logic analyzer systems and methods for programmable logic devices |
US7743296B1 (en) * | 2007-03-26 | 2010-06-22 | Lattice Semiconductor Corporation | Logic analyzer systems and methods for programmable logic devices |
US7783865B2 (en) * | 2007-08-01 | 2010-08-24 | International Business Machines Corporation | Conditional data watchpoint management |
JP2009059005A (ja) * | 2007-08-29 | 2009-03-19 | Panasonic Corp | デバッグシステム、デバッグ装置および方法 |
GB2456813B (en) * | 2008-01-24 | 2012-03-07 | Advanced Risc Mach Ltd | Diagnostic context construction and comparison |
US8490061B2 (en) * | 2009-05-07 | 2013-07-16 | International Business Machines Corporation | Profiling application performance according to data structure |
US9135144B2 (en) * | 2009-10-22 | 2015-09-15 | Freescale Semiconductor, Inc. | Integrated circuits and methods for debugging |
US9582396B2 (en) * | 2009-10-23 | 2017-02-28 | Novell, Inc. | Techniques for generating an executable debugger script |
GB2481384B (en) * | 2010-06-21 | 2018-10-10 | Advanced Risc Mach Ltd | Key allocation when tracing data processing systems |
US9348688B2 (en) | 2010-06-21 | 2016-05-24 | Arm Limited | Correlating trace data streams |
GB2481380B (en) * | 2010-06-21 | 2018-05-16 | Advanced Risc Mach Ltd | Correlating trace data streams |
GB2497736A (en) * | 2011-12-16 | 2013-06-26 | St Microelectronics Ltd | Hardware monitor with context selector for selecting from multiple contexts |
US8924796B2 (en) * | 2012-03-22 | 2014-12-30 | Intel Mobile Communications GmbH | System and method for processing trace information |
US10339229B1 (en) | 2013-05-31 | 2019-07-02 | Cadence Design Systems, Inc. | Simulation observability and control of all hardware and software components of a virtual platform model of an electronics system |
GB2530050B (en) * | 2014-09-10 | 2021-07-21 | Advanced Risc Mach Ltd | Debugging in a data processing apparatus |
US9632907B2 (en) * | 2014-12-10 | 2017-04-25 | Intel Corporation | Tracking deferred data packets in a debug trace architecture |
US11487561B1 (en) | 2014-12-24 | 2022-11-01 | Cadence Design Systems, Inc. | Post simulation debug and analysis using a system memory model |
US10802852B1 (en) * | 2015-07-07 | 2020-10-13 | Cadence Design Systems, Inc. | Method for interactive embedded software debugging through the control of simulation tracing components |
US10509713B2 (en) | 2015-08-18 | 2019-12-17 | Telefonaktiebolaget Lm Ericsson (Publ) | Observation by a debug host with memory model and timing offset calculation between instruction and data traces of software execution carried on in a debug target having a main memory and a cache arrangement |
US10095603B2 (en) | 2017-01-09 | 2018-10-09 | International Business Machines Corporation | Pre-fetching disassembly code for remote software debugging |
US10599555B2 (en) * | 2017-09-20 | 2020-03-24 | Texas Instruments Incorporated | Context-sensitive debug requests for memory access |
US20190354369A1 (en) * | 2018-05-15 | 2019-11-21 | Sandisk Technologies, Llc | Computing architecture to provide simplified post-silicon debugging capabilities |
US11928045B1 (en) * | 2021-04-21 | 2024-03-12 | Cadence Design Systems, Inc. | System and method for non-intrusive debugging at an embedded software breakpoint |
US20230185651A1 (en) * | 2021-12-10 | 2023-06-15 | Arm Limited | Post-manufacturing adaptation of a data processing apparatus |
Citations (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4439827A (en) | 1981-12-28 | 1984-03-27 | Raytheon Company | Dual fetch microsequencer |
US4590550A (en) * | 1983-06-29 | 1986-05-20 | International Business Machines Corporation | Internally distributed monitoring system |
JPS6240538A (ja) | 1985-08-15 | 1987-02-21 | Mitsubishi Electric Corp | デ−タ処理装置 |
US4821178A (en) * | 1986-08-15 | 1989-04-11 | International Business Machines Corporation | Internal performance monitoring by event sampling |
EP0324308A2 (en) | 1988-01-11 | 1989-07-19 | International Business Machines Corporation | Method and system for decoding plural incompatible format instructions |
EP0465765A2 (en) | 1990-07-13 | 1992-01-15 | International Business Machines Corporation | Instruction sampling instrumentation |
EP0503514A2 (en) | 1991-03-11 | 1992-09-16 | Mips Computer Systems, Inc. | Backward-compatible computer architecture with extended word size and address space |
US5265254A (en) * | 1991-08-14 | 1993-11-23 | Hewlett-Packard Company | System of debugging software through use of code markers inserted into spaces in the source code during and after compilation |
US5347652A (en) * | 1991-06-26 | 1994-09-13 | International Business Machines Corporation | Method and apparatus for saving and retrieving functional results |
US5347647A (en) * | 1990-10-31 | 1994-09-13 | International Computers Limited | Method of predicting the performance of an emulated computer system |
US5379432A (en) * | 1993-07-19 | 1995-01-03 | Taligent, Inc. | Object-oriented interface for a procedural operating system |
EP0689141A2 (en) | 1994-06-20 | 1995-12-27 | AT&T Corp. | Interrupt-based hardware support for profiling system performance |
US5541920A (en) * | 1995-06-15 | 1996-07-30 | Bay Networks, Inc. | Method and apparatus for a delayed replace mechanism for a streaming packet modification engine |
US5550974A (en) * | 1994-04-15 | 1996-08-27 | Motorola, Inc. | Testable memory array which is immune to multiple wordline assertions during scan testing |
US5555392A (en) * | 1993-10-01 | 1996-09-10 | Intel Corporation | Method and apparatus for a line based non-blocking data cache |
GB2307072A (en) | 1994-06-10 | 1997-05-14 | Advanced Risc Mach Ltd | Interoperability with multiple instruction sets |
US5659785A (en) * | 1995-02-10 | 1997-08-19 | International Business Machines Corporation | Array processor communication architecture with broadcast processor instructions |
US5745729A (en) * | 1995-02-16 | 1998-04-28 | Sun Microsystems, Inc. | Methods and apparatuses for servicing load instructions |
US5802273A (en) | 1996-12-17 | 1998-09-01 | International Business Machines Corporation | Trailing edge analysis |
EP0919919A2 (en) | 1997-11-26 | 1999-06-02 | Digital Equipment Corporation | Apparatus and method for monitoring a computer system to guide optimization |
US5923872A (en) * | 1997-11-26 | 1999-07-13 | Digital Equipment Corporation | Apparatus for sampling instruction operand or result values in a processor pipeline |
US5978742A (en) * | 1997-04-04 | 1999-11-02 | Tektronix, Inc. | Method and apparatus for digital sampling of electrical waveforms |
US5978886A (en) * | 1997-01-17 | 1999-11-02 | Hewlett-Packard Company | Method and apparatus for duplicating tag systems to maintain addresses of CPU data stored in write buffers external to a cache |
US5987598A (en) * | 1997-07-07 | 1999-11-16 | International Business Machines Corporation | Method and system for tracking instruction progress within a data processing system |
US6000044A (en) * | 1997-11-26 | 1999-12-07 | Digital Equipment Corporation | Apparatus for randomly sampling instructions in a processor pipeline |
US6009270A (en) * | 1997-04-08 | 1999-12-28 | Advanced Micro Devices, Inc. | Trace synchronization in a processor |
US6035422A (en) | 1995-08-30 | 2000-03-07 | Motorola, Inc. | Data processing system for controlling execution of a debug function and method therefor |
US6052802A (en) * | 1997-12-31 | 2000-04-18 | Intel Corporation | Apparatus and method for cycle accounting in microprocessors |
US6067644A (en) * | 1998-04-15 | 2000-05-23 | International Business Machines Corporation | System and method monitoring instruction progress within a processor |
US6077311A (en) * | 1997-07-09 | 2000-06-20 | Silicon Graphics, Inc. | Method and apparatus for extraction of program region |
US6125400A (en) * | 1997-11-10 | 2000-09-26 | International Business Machines Corporation | Method and system of running object oriented programs across a network through compression and distillation of remote method invocation |
US6134652A (en) | 1996-12-19 | 2000-10-17 | Sgs-Thomson Microelectronics Limited | Diagnostic procedures in an integrated circuit device |
US6139198A (en) * | 1994-10-04 | 2000-10-31 | International Business Machines Corporation | System and method for enabling tracing of program execution in an object-oriented system |
US6175913B1 (en) | 1997-09-12 | 2001-01-16 | Siemens Ag | Data processing unit with debug capabilities using a memory protection unit |
US6247097B1 (en) * | 1999-01-22 | 2001-06-12 | International Business Machines Corporation | Aligned instruction cache handling of instruction fetches across multiple predicted branch instructions |
US6415378B1 (en) * | 1999-06-30 | 2002-07-02 | International Business Machines Corporation | Method and system for tracking the progress of an instruction in an out-of-order processor |
US6539502B1 (en) * | 1999-11-08 | 2003-03-25 | International Business Machines Corporation | Method and apparatus for identifying instructions for performance monitoring in a microprocessor |
US6574727B1 (en) * | 1999-11-04 | 2003-06-03 | International Business Machines Corporation | Method and apparatus for instruction sampling for performance monitoring and debug |
US6681321B1 (en) * | 2000-04-20 | 2004-01-20 | International Business Machines Corporation | Method system and apparatus for instruction execution tracing with out of order processors |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4794521A (en) * | 1985-07-22 | 1988-12-27 | Alliant Computer Systems Corporation | Digital computer with cache capable of concurrently handling multiple accesses from parallel processors |
JP2777496B2 (ja) * | 1991-02-28 | 1998-07-16 | インターナショナル・ビジネス・マシーンズ・コーポレイション | コンピュータシステムにおいてマルチプロセスをプロファイリングする際の使用方法 |
JP3258284B2 (ja) | 1998-11-10 | 2002-02-18 | セイコーインスツルメンツ株式会社 | 半導体回路 |
-
2001
- 2001-02-01 US US09/773,387 patent/US7093236B2/en not_active Expired - Lifetime
- 2001-02-26 US US09/792,643 patent/US7020768B2/en not_active Expired - Lifetime
- 2001-10-18 GB GB0125095A patent/GB2371897B/en not_active Expired - Lifetime
- 2001-12-18 JP JP2001384402A patent/JP4038372B2/ja not_active Expired - Lifetime
Patent Citations (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4439827A (en) | 1981-12-28 | 1984-03-27 | Raytheon Company | Dual fetch microsequencer |
US4590550A (en) * | 1983-06-29 | 1986-05-20 | International Business Machines Corporation | Internally distributed monitoring system |
JPS6240538A (ja) | 1985-08-15 | 1987-02-21 | Mitsubishi Electric Corp | デ−タ処理装置 |
US4821178A (en) * | 1986-08-15 | 1989-04-11 | International Business Machines Corporation | Internal performance monitoring by event sampling |
EP0324308A2 (en) | 1988-01-11 | 1989-07-19 | International Business Machines Corporation | Method and system for decoding plural incompatible format instructions |
EP0465765A2 (en) | 1990-07-13 | 1992-01-15 | International Business Machines Corporation | Instruction sampling instrumentation |
US5151981A (en) * | 1990-07-13 | 1992-09-29 | International Business Machines Corporation | Instruction sampling instrumentation |
US5347647A (en) * | 1990-10-31 | 1994-09-13 | International Computers Limited | Method of predicting the performance of an emulated computer system |
EP0503514A2 (en) | 1991-03-11 | 1992-09-16 | Mips Computer Systems, Inc. | Backward-compatible computer architecture with extended word size and address space |
US5347652A (en) * | 1991-06-26 | 1994-09-13 | International Business Machines Corporation | Method and apparatus for saving and retrieving functional results |
US5265254A (en) * | 1991-08-14 | 1993-11-23 | Hewlett-Packard Company | System of debugging software through use of code markers inserted into spaces in the source code during and after compilation |
US5379432A (en) * | 1993-07-19 | 1995-01-03 | Taligent, Inc. | Object-oriented interface for a procedural operating system |
US5555392A (en) * | 1993-10-01 | 1996-09-10 | Intel Corporation | Method and apparatus for a line based non-blocking data cache |
US5550974A (en) * | 1994-04-15 | 1996-08-27 | Motorola, Inc. | Testable memory array which is immune to multiple wordline assertions during scan testing |
GB2307072A (en) | 1994-06-10 | 1997-05-14 | Advanced Risc Mach Ltd | Interoperability with multiple instruction sets |
EP0689141A2 (en) | 1994-06-20 | 1995-12-27 | AT&T Corp. | Interrupt-based hardware support for profiling system performance |
US6139198A (en) * | 1994-10-04 | 2000-10-31 | International Business Machines Corporation | System and method for enabling tracing of program execution in an object-oriented system |
US5659785A (en) * | 1995-02-10 | 1997-08-19 | International Business Machines Corporation | Array processor communication architecture with broadcast processor instructions |
US5745729A (en) * | 1995-02-16 | 1998-04-28 | Sun Microsystems, Inc. | Methods and apparatuses for servicing load instructions |
US5541920A (en) * | 1995-06-15 | 1996-07-30 | Bay Networks, Inc. | Method and apparatus for a delayed replace mechanism for a streaming packet modification engine |
US6035422A (en) | 1995-08-30 | 2000-03-07 | Motorola, Inc. | Data processing system for controlling execution of a debug function and method therefor |
US5802273A (en) | 1996-12-17 | 1998-09-01 | International Business Machines Corporation | Trailing edge analysis |
US6134652A (en) | 1996-12-19 | 2000-10-17 | Sgs-Thomson Microelectronics Limited | Diagnostic procedures in an integrated circuit device |
US5978886A (en) * | 1997-01-17 | 1999-11-02 | Hewlett-Packard Company | Method and apparatus for duplicating tag systems to maintain addresses of CPU data stored in write buffers external to a cache |
US5978742A (en) * | 1997-04-04 | 1999-11-02 | Tektronix, Inc. | Method and apparatus for digital sampling of electrical waveforms |
US6009270A (en) * | 1997-04-08 | 1999-12-28 | Advanced Micro Devices, Inc. | Trace synchronization in a processor |
US5987598A (en) * | 1997-07-07 | 1999-11-16 | International Business Machines Corporation | Method and system for tracking instruction progress within a data processing system |
US6077311A (en) * | 1997-07-09 | 2000-06-20 | Silicon Graphics, Inc. | Method and apparatus for extraction of program region |
US6175913B1 (en) | 1997-09-12 | 2001-01-16 | Siemens Ag | Data processing unit with debug capabilities using a memory protection unit |
US6125400A (en) * | 1997-11-10 | 2000-09-26 | International Business Machines Corporation | Method and system of running object oriented programs across a network through compression and distillation of remote method invocation |
US6000044A (en) * | 1997-11-26 | 1999-12-07 | Digital Equipment Corporation | Apparatus for randomly sampling instructions in a processor pipeline |
US5923872A (en) * | 1997-11-26 | 1999-07-13 | Digital Equipment Corporation | Apparatus for sampling instruction operand or result values in a processor pipeline |
EP0919919A2 (en) | 1997-11-26 | 1999-06-02 | Digital Equipment Corporation | Apparatus and method for monitoring a computer system to guide optimization |
US6374367B1 (en) | 1997-11-26 | 2002-04-16 | Compaq Computer Corporation | Apparatus and method for monitoring a computer system to guide optimization |
US6052802A (en) * | 1997-12-31 | 2000-04-18 | Intel Corporation | Apparatus and method for cycle accounting in microprocessors |
US6067644A (en) * | 1998-04-15 | 2000-05-23 | International Business Machines Corporation | System and method monitoring instruction progress within a processor |
US6247097B1 (en) * | 1999-01-22 | 2001-06-12 | International Business Machines Corporation | Aligned instruction cache handling of instruction fetches across multiple predicted branch instructions |
US6415378B1 (en) * | 1999-06-30 | 2002-07-02 | International Business Machines Corporation | Method and system for tracking the progress of an instruction in an out-of-order processor |
US6574727B1 (en) * | 1999-11-04 | 2003-06-03 | International Business Machines Corporation | Method and apparatus for instruction sampling for performance monitoring and debug |
US6539502B1 (en) * | 1999-11-08 | 2003-03-25 | International Business Machines Corporation | Method and apparatus for identifying instructions for performance monitoring in a microprocessor |
US6681321B1 (en) * | 2000-04-20 | 2004-01-20 | International Business Machines Corporation | Method system and apparatus for instruction execution tracing with out of order processors |
Non-Patent Citations (12)
Title |
---|
"ARM966E-S Technical Reference Manual", Dec. 1999, Arm Limited, Issue A, Chapter 1. * |
"Embedded Trace Macrocell Architecture Specification", Dec. 2002, Arm Limited, Issue I, Chapters 1 and 2 and Appendix B. * |
ARM DDI 0157F-ETM9 (Rev. 1) Technical Reference Manual, Rev. r2P2 Aug. 2002. |
ARM DDI 0158D-ETM7 (Rev. 1) Technical Reference Manual, Jun. 2001. |
ARM IHI 0014 Revision C-Embedded Trace Macrocell Specification. |
ARM IHI 0014 Revision I-Embedded Trace Macrocell Spec. |
John Hennessy et al., Computer Organization and Design, The Hardware/Software Interface, Morgan Kaufman Publishers, Inc. Second Edition, 1998, p. 351. |
Larus, "Efficient Program Tracing", May 1993, Computer, vol. 26, Issue 5, pp. 52-61. * |
U.S. Appl. No. 09/792,643, filed Feb. 26, 2001. |
U.S. Appl. No. 09/876,220, filed Jun. 8, 2001. |
Uhlig and Mudge, "Trace-driven memory simulation: a survey", Jun. 1997, ACM Computing Surveys (CSUR), vol. 29, Issue 2, pp. 128-170. * |
Uhlig and Mudge, "Trace-Driven Memory Simulation: A Survey", Jun. 1997, ACM Computing Surveys, vol. 29, No. 2, pp. 128-170. * |
Cited By (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020055830A1 (en) * | 2000-03-02 | 2002-05-09 | Texas Instruments Incorporated | Correlating on-chip data processor trace information for export |
US7315808B2 (en) * | 2000-03-02 | 2008-01-01 | Texas Instruments Incorporated | Correlating on-chip data processor trace information for export |
US20090037704A1 (en) * | 2001-04-30 | 2009-02-05 | Mips Technologies, Inc. | Trace control from hardware and software |
US7644319B2 (en) | 2001-04-30 | 2010-01-05 | Mips Technologies, Inc. | Trace control from hardware and software |
US20060117229A1 (en) * | 2001-10-10 | 2006-06-01 | Arm Limited | Tracing multiple data access instructions |
US7254115B1 (en) * | 2002-08-28 | 2007-08-07 | Advanced Micro Devices, Inc. | Split-transaction bus intelligent logic analysis tool |
US7359994B1 (en) | 2002-08-28 | 2008-04-15 | Advanced Micro Devices, Inc. | Split-transaction bus decoder |
US20040103399A1 (en) * | 2002-11-22 | 2004-05-27 | Manisha Agarwala | Data trace compression map |
US20090138595A1 (en) * | 2003-03-28 | 2009-05-28 | Harm Sluiman | Technique to generically manage extensible correlation data |
US7523463B2 (en) * | 2003-03-28 | 2009-04-21 | International Business Machines Corporation | Technique to generically manage extensible correlation data |
US20040237093A1 (en) * | 2003-03-28 | 2004-11-25 | International Business Machines Corporation | Technique to generically manage extensible correlation data |
US9342431B2 (en) | 2003-03-28 | 2016-05-17 | International Business Machines Corporation | Technique to generically manage extensible correlation data |
US8689190B2 (en) | 2003-09-30 | 2014-04-01 | International Business Machines Corporation | Counting instruction execution and data accesses |
US8381037B2 (en) | 2003-10-09 | 2013-02-19 | International Business Machines Corporation | Method and system for autonomic execution path selection in an application |
US7328429B2 (en) * | 2003-11-13 | 2008-02-05 | Intel Corporation | Instruction operand tracing for software debug |
US20050108689A1 (en) * | 2003-11-13 | 2005-05-19 | Hooper Donald F. | Instruction operand tracing for software debug |
US8782664B2 (en) | 2004-01-14 | 2014-07-15 | International Business Machines Corporation | Autonomic hardware assist for patching code |
US8615619B2 (en) | 2004-01-14 | 2013-12-24 | International Business Machines Corporation | Qualifying collection of performance monitoring events by types of interrupt when interrupt occurs |
US20050240727A1 (en) * | 2004-04-23 | 2005-10-27 | Shishir Shah | Method and system for managing storage area networks |
US7669190B2 (en) * | 2004-05-18 | 2010-02-23 | Qlogic, Corporation | Method and system for efficiently recording processor events in host bus adapters |
US20050273672A1 (en) * | 2004-05-18 | 2005-12-08 | Konda Dharma R | Method and system for efficiently recording processor events in host bus adapters |
US20060064531A1 (en) * | 2004-09-23 | 2006-03-23 | Alston Jerald K | Method and system for optimizing data transfer in networks |
US20060085688A1 (en) * | 2004-10-04 | 2006-04-20 | Nec Electronics Corporation | Trace controller, microprocessor, and trace control method |
US7647532B2 (en) * | 2004-10-04 | 2010-01-12 | Nec Electronics Corporation | Trace controller, microprocessor, and trace control method |
US20060107123A1 (en) * | 2004-10-25 | 2006-05-18 | Matsushita Electric Industrial Co., Ltd. | Processor and development supporting apparatus |
US8380966B2 (en) | 2006-11-15 | 2013-02-19 | Qualcomm Incorporated | Method and system for instruction stuffing operations during non-intrusive digital signal processor debugging |
US8533530B2 (en) | 2006-11-15 | 2013-09-10 | Qualcomm Incorporated | Method and system for trusted/untrusted digital signal processor debugging operations |
US20080115115A1 (en) * | 2006-11-15 | 2008-05-15 | Lucian Codrescu | Embedded trace macrocell for enhanced digital signal processor debugging operations |
US20080115113A1 (en) * | 2006-11-15 | 2008-05-15 | Lucian Codrescu | Non-intrusive, thread-selective, debugging method and system for a multi-thread digital signal processor |
US20080114972A1 (en) * | 2006-11-15 | 2008-05-15 | Lucian Codrescu | Method and system for instruction stuffing operations during non-intrusive digital signal processor debugging |
US8341604B2 (en) | 2006-11-15 | 2012-12-25 | Qualcomm Incorporated | Embedded trace macrocell for enhanced digital signal processor debugging operations |
US8370806B2 (en) | 2006-11-15 | 2013-02-05 | Qualcomm Incorporated | Non-intrusive, thread-selective, debugging method and system for a multi-thread digital signal processor |
US20080244327A1 (en) * | 2007-03-28 | 2008-10-02 | Seagate Technology Llc | Trace device for monitoring electronic device |
US8484516B2 (en) * | 2007-04-11 | 2013-07-09 | Qualcomm Incorporated | Inter-thread trace alignment method and system for a multi-threaded processor |
US20090222797A1 (en) * | 2008-02-29 | 2009-09-03 | Infineon Technologies Ag | Apparatus and method for providing a trigger |
US20090249302A1 (en) * | 2008-03-31 | 2009-10-01 | Zheng Xu | Method and Apparatus to Trace and Correlate Data Trace and Instruction Trace for Out-of-Order Processors |
US8122437B2 (en) * | 2008-03-31 | 2012-02-21 | Freescale Semiconductor, Inc. | Method and apparatus to trace and correlate data trace and instruction trace for out-of-order processors |
US20100083237A1 (en) * | 2008-09-26 | 2010-04-01 | Arm Limited | Reducing trace overheads by modifying trace operations |
US8438547B2 (en) * | 2009-05-05 | 2013-05-07 | Freescale Semiconductor, Inc. | Address translation trace message generation for debug |
US8589738B2 (en) | 2009-05-05 | 2013-11-19 | Freescale Semiconductor, Inc. | Program trace message generation for page crossing events for debug |
US20110119533A1 (en) * | 2009-05-05 | 2011-05-19 | Freescale Semiconductor, Inc. | Program trace message generation for page crossing events for debug |
US20100287417A1 (en) * | 2009-05-05 | 2010-11-11 | Freescale Semiconductor, Inc. | Address translation trace message generation for debug |
US20140032974A1 (en) * | 2012-07-25 | 2014-01-30 | Texas Instruments Incorporated | Method for generating descriptive trace gaps |
US8954809B2 (en) * | 2012-07-25 | 2015-02-10 | Texas Instruments Incorporated | Method for generating descriptive trace gaps |
US9195457B1 (en) * | 2014-06-11 | 2015-11-24 | Amazon Technologies, Inc. | Interactive application programming interface documentation |
US10747543B2 (en) | 2018-12-28 | 2020-08-18 | Marvell Asia Pte, Ltd. | Managing trace information storage using pipeline instruction insertion and filtering |
Also Published As
Publication number | Publication date |
---|---|
US7020768B2 (en) | 2006-03-28 |
US20020147965A1 (en) | 2002-10-10 |
US20020184477A1 (en) | 2002-12-05 |
GB0125095D0 (en) | 2001-12-12 |
JP4038372B2 (ja) | 2008-01-23 |
GB2371897A (en) | 2002-08-07 |
GB2371897B (en) | 2004-10-06 |
JP2002244881A (ja) | 2002-08-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7093236B2 (en) | Tracing out-of-order data | |
US7080289B2 (en) | Tracing multiple data access instructions | |
US7093108B2 (en) | Apparatus and method for efficiently incorporating instruction set information with instruction addresses | |
EP0762279B1 (en) | Data processor with built-in emulation circuit | |
EP0762277B1 (en) | Data processor with built-in emulation circuit | |
JP3846939B2 (ja) | データプロセッサ | |
EP0762276B1 (en) | Data processor with built-in emulation circuit | |
US8185879B2 (en) | External trace synchronization via periodic sampling | |
US5544311A (en) | On-chip debug port | |
JP4225851B2 (ja) | データ処理装置用トレース要素生成システム | |
US7770156B2 (en) | Dynamic selection of a compression algorithm for trace data | |
US7197671B2 (en) | Generation of trace elements within a data processing apparatus | |
US7181728B1 (en) | User controlled trace records | |
JP2003085000A (ja) | トレース情報生成装置およびその方法 | |
US11086631B2 (en) | Illegal instruction exception handling | |
EP0762278A1 (en) | Data processor with built-in emulation circuit | |
GB2389931A (en) | Selective generation of trace elements | |
US11119149B2 (en) | Debug command execution using existing datapath circuitry | |
JP3349911B2 (ja) | マイクロプロセッサ及びその開発支援装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ARM LIMITED, UNITED KINGDOM Free format text: INVALID ASSIGNMENT;ASSIGNORS:SWAINE, ANDREW B.;WILLIAMSON, DAVID J.;GOTCH, PAUL R.;REEL/FRAME:011761/0175;SIGNING DATES FROM 20010201 TO 20010206 |
|
AS | Assignment |
Owner name: ARM LIMITED, UNITED KINGDOM Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SWAINE, ANDREW B.;WILLIAMSON, DAVID J.;GOTCH, PAUL R.;REEL/FRAME:012111/0880;SIGNING DATES FROM 20010201 TO 20010206 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |