US6961882B2 - Memory chip and apparatus for testing a memory chip - Google Patents

Memory chip and apparatus for testing a memory chip Download PDF

Info

Publication number
US6961882B2
US6961882B2 US10179002 US17900202A US6961882B2 US 6961882 B2 US6961882 B2 US 6961882B2 US 10179002 US10179002 US 10179002 US 17900202 A US17900202 A US 17900202A US 6961882 B2 US6961882 B2 US 6961882B2
Authority
US
Grant status
Grant
Patent type
Prior art keywords
memory chip
device
data
test mode
activated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US10179002
Other versions
US20030061554A1 (en )
Inventor
Dobler Manfred
Finteis Thomas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Polaris Innovations Ltd
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18Address generation devices; Devices for accessing memories, e.g. details of addressing circuits

Abstract

The present invention provides a memory chip (100) which can be operated in a normal mode and in a test mode (TM) and which has a device (102) for outputting data from the memory chip (100) and a device (104) for enabling the device (102) for outputting data when the test mode (TM) has been activated. The device (104) for enabling the device (102) for outputting data has a device for masking data so that only particular portions of the data are output when a data masking state (DQM) has been activated.

Description

TECHNICAL FIELD

The present invention relates to a memory chip and to an apparatus for testing a memory chip.

BACKGROUND ART

To be able to guarantee the operability of memory chips over a relatively long period, the memory chips are subjected to artificial aging. If the error rate of memory chips is plotted over their age, then the result is a characteristic curve similar to the shape of a bath tub, i.e. most of the chips are faulty from the outset or become faulty only after an extended time. Artificial aging, generally called burn-in, is carried out in a type of furnace at raised temperature and at raised internal electrical operating voltages.

During artificial aging of the memory chips, said memory chips are operated in a test mode in which, normally, the internal voltage sources for the memory chips are first disconnected and replaced by external voltage sources having higher supplied voltages, and secondly the data which the memory chips output have been inverted. During the test mode, data are written to the memory chips continuously and are read therefrom continuously.

A crucial quality criterion for artificial aging is that the memory chips remain in the test mode throughout the artificial aging process, since otherwise there is no assurance of their being loaded by the raised internal voltages. To be able to single out memory chips which are not in the test mode, activation of the test mode needs to be constantly checked.

Activation of the test mode is normally checked by checking whether a memory chip delivers inverted data, in line with the test mode stipulations. If this his not the case, the memory chip is faulty and/or is assessed as faulty by a tester and can be singled out.

A drawback of checking activation of the test mode using the inverted data is that additional inverters need to be held in the memory chips in order to invert the data, which increases the memory chips' circuit complexity, required chip area, etc.

Another drawback is that, in the memory chip's normal operating mode or normal mode, the required inverters encumber and slow down the data path in the memory chip, since they are always contained in the data path. This is due to the extended delay times through the inverter infrastructure, such as through lines, latches, etc., and to loads, such as capacitive loads, arising as a result of the inverters in the data path.

SUMMARY OF THE INVENTOR

The object of the present invention is to provide a memory chip and an apparatus and a method for testing a memory chip which permit memory chips to be tested with little complexity without adversely affecting the performance of the memory chips.

This object is achieved by a memory chip in accordance with claim 1, by an apparatus for testing a memory chip in accordance with claim 8 and by a method for testing a memory chip in accordance with claim 10.

The subclaims contain advantageous developments and improvements of the memory chip specified in claim 1 and of the apparatus for testing a memory chip specified in claim 8.

In accordance with one preferred development of the memory chip of the present invention, the device for enabling the device for outputting data has a device for masking data so that only particular portions of the data are output when a data masking state has been activated.

In accordance with another preferred development of the memory chip, the enabling device enables the device for outputting data when the data masking state and the test mode have been activated, and does not enable the device for outputting data when the data masking state has been activated and the test mode has not been activated.

In accordance with another preferred development of the memory chip, the enabling device has a NOR gate (NOR) which combines the logic state of the test mode with the negated logic data masking state.

In accordance with another preferred development of the memory chip, the device for outputting data has an off-chip driver (OCD).

In accordance with another preferred development of the memory chip, said memory chip additionally has internal voltage sources which can be deactivated when the test mode has been activated.

In accordance with another preferred development of the memory chip, the memory chip has a synchronous dynamic random access memory (SDRAM).

In accordance with one preferred development of the apparatus for testing a memory chip, the apparatus for testing a memory chip has a device for activating and deactivating the data masking state of the memory chip, which device activates the data masking state when the memory chip is operated in the test mode.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred exemplary embodiments of the present invention are explained in more detail below with reference to the appended drawings, in which:

FIG. 1 shows an exemplary embodiment of a memory chip in accordance with the present invention; and

FIG. 2 shows an exemplary embodiment of a testing apparatus in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 1 shows an exemplary embodiment of a memory chip in accordance with the present invention. The memory chip 100 can be operated in a normal mode or normal operating mode and in a test mode and is typically split into a cell array and a peripheral array. The memory chip 100 preferably comprises a synchronous dynamic random access memory (SDRAM) and additionally preferably comprises internal voltage sources which can be deactivated when the test mode has been activated. This opportunity for deactivation of the memory chip's internal voltage sources is used, as already mentioned above, to replace application of the relatively low internal operating voltages of the memory chip 100 with application of external voltages having a much higher voltage value during artificial aging of the memory chip.

With further reference to FIG. 1, the memory chip 100 additionally has a device 102 for outputting data from the memory chip 100 and a device 104 for enabling the device 102 for outputting data when the test mode has been activated.

The device 102 for outputting data from the memory chip 100 preferably has an off-chip driver (OCD) which is located in the peripheral zone of the memory chip 100 and, by way of example, amplifies internal signals of the memory chip 100 or adjusts the level of internal signals from an internal level to an external level for signals outside the memory chip 100, in order to be able to operate the memory chip 100 in external circuits.

The device 104 for enabling the device 102 for outputting data preferably has a device for masking the data so that, when a data masking state or data-mask state (DQM) has been activated, only particular portions of the data delivered by the device 102 for outputting data are output. The data are preferably represented by digital signals, and the data are masked, by way of example, in order to select particular bits in a packet or burst of bits, which simplifies testing of the memory chip. Externally, a memory chip preferably also has a DQM contact pin which, when a signal is applied thereto, causes individual bits in a block of bits to be filtered out.

The enabling device 104 preferably enables the device 102 for outputting data when both the data masking state (DQM) and the test mode (TM) have been activated, and does not enable the device 102 for outputting data when only the data masking state (DQM) has been activated and the test mode (TM) has not been activated. In the exemplary embodiment shown in FIG. 1, the enabling device 104 preferably has a NOR gate (NOR) which combines the logic state of the test mode (TM) at an input 106 of the NOR gate with the negated logic data masking state (DQM) at another input 108 of the NOR gate in order to produce therefrom an output signal 110 or enable signal at an output of the NOR gate. The enabling device 104 can have any other suitable combination of logic gates in order to implement its function.

In the exemplary embodiment of a memory chip 100 in accordance with the present invention, as shown in FIG. 1, the device 102 for outputting data is activated, as mentioned, by the enabling device 104, in this case the NOR gate, when the test mode (TM) has been activated. In addition, the data masking state (DQM) likewise needs to have been activated, however, in order for the output signal 110 from the enabling device 104 to enable or activate the device 102 for outputting data. Depending on the state of the device 102 for outputting data, the output of the memory chip 100 therefore either outputs a normal data signal, if the device 102 for outputting data has been activated, or has a high-impedance state, if the device 102 for outputting data has not been activated. The high-impedance state is a tri-state, for example, which is produced by a push-pull output stage with tri-state circuitry for an internal data bus in the memory chip 100 which the device 102 for outputting data uses to deliver desired data. If the device 102 for outputting data has not been enabled even though the data masking state (DQM) has been activated, then the high-impedance state at the output of the device 102 for outputting data can therefore be used to determine whether or not the test mode (TM) has been activated correctly. Activation of the test mode is therefore determined using correct or absent output of data rather than inverted data. If the data are output, the test mode (TM) has been activated or is active.

An output of the memory chip 100 preferably has a resistor 112 connected to it, said resistor being connected to a terminating voltage (Vterm). In addition, a first input of a comparator 114 is connected to the output of the memory chip 100. The other input of the comparator 114 has a reference-ground voltage Vref applied to it which is compared with the voltage drop across the resistor 112, said voltage appearing at the output of the device 102 for outputting data. If the output of the device 102 for outputting data is in a high-impedance state, e.g. a tri-state, then the comparator measures the voltage Vterm, which, when the data masking state (DQM) has been activated, indicates during testing in the test mode that the test mode (TM) has not been activated.

FIG. 2 shows an apparatus 200 for testing a memory chip 202, which is preferably a memory chip 100 as shown in FIG. 1 and is operated in a test mode. The apparatus 200 for testing the memory chip 202 has a device 204 for continuously sending data to the memory chip 202 and for continuously receiving data from the memory chip 202, and a device 206 for checking the activation of the test mode for the memory chip 202. The checking device 206 establishes or determines that the test mode has been activated if the device 204 for continuously sending and receiving is continuously receiving data from the memory chip 202.

The apparatus 200 for testing a memory chip 202 preferably additionally has a device 208 for activating and deactivating the data masking state (DQM) of the memory chip 202, and activates the data masking state when the memory chip 202 is operated in the test mode (TM). The test mode (TM) for the memory chip 202 is likewise preferably activated by the testing apparatus 200.

The apparatus 200 for testing a memory chip 202, as shown in FIG. 2, is suitable, as mentioned, for testing a memory chip 100 as shown in FIG. 1. In this case, the test mode is checked by virtue of data constantly being sent to the memory chip 202 and by virtue of data constantly being received from the memory chip 202. If the memory chip 202 is operated in the test mode, which can likewise be set by the testing apparatus 200, as mentioned above, the testing apparatus 200 constantly receives data from the memory chip 202, which indicates that the test mode is in an activated state. If, on the other hand, the test mode has not been activated, then the memory chip 202 does not send any data to the testing apparatus 200, and the voltage Vterm shown in FIG. 1, for example, is applied to the input of the testing apparatus 200, since the device 102 (FIG. 1) for outputting data has a high-impedance state at its output.

The device 104 for masking data is activated by the testing apparatus 200 using the device 208 for activating and deactivating the data masking state, and is kept active throughout the entire test mode. As has been explained with reference to FIG. 1, the test mode therefore determines alone whether or not data are output, which means that it is possible to check whether it has been activated.

Although the present invention has been described with reference to preferred exemplary embodiments, it is not limited thereto, but can be modified in a wide variety of ways.

One advantage of the present invention is that the described memory chip and the described testing apparatus make it possible to dispense with the prior art's customary data inversion indicating the test mode. This reduces the complexity of the memory chip and, in particular, the chip area. This is due, inter alia, to it being possible to dispense with inverters, latches, lines, etc.

Another advantage of the present invention is that omitting the inverters relieves the load on the data path within the memory chip, and faster operation of memory chips is therefore made possible.

Another advantage of the present invention is that the circuits required for enabling the device for outputting data or the off-chip driver are already present in customary memory chips, such as an SDRAM.

Claims (8)

1. Memory chip which can be operated in a normal mode and in a test mode, having the following features:
(a) a device for outputting data from the memory chip;
(b) a device for enabling the device for outputting data when the test mode has been activated;
(c) wherein the device for enabling the device for outputting data has a device for masking data so that only particular portions of the data are output when a data masking state has been activated; and
(d) further wherein the enabling device enables the device for outputting data when the data masking state and the test mode have been activated, and does not enable it when the data masking state has been activated and the test mode has not been activated.
2. Memory chip according to claim 1, wherein the enabling device has a NOR gate which combines the logic state of the test mode with the negated logic data masking state.
3. Memory chip which can be operated in a normal mode and in a test mode, having the following features:
(a) a device for outputting data from the memory chip; and
(b) a device for enabling the device for outputting data when the test mode has been activated;
wherein the device for outputting data has an off-chip driver.
4. Memory chip which can be operated in a normal mode and in a test mode, having the following features:
(a) a device for outputting data from the memory chip;
(b) a device for enabling the device for outputting data when the test mode has been activated; and
(c) internal voltage sources which can be deactivated when the test mode has been activated.
5. Apparatus for testing a memory chip, the memory chip capable of being operated in a normal mode and in a test mode and comprising a device for outputting data from the memory chip and a device for enabling the device for outputting data when the test mode has been activated, the apparatus comprising:
(a) a device for continuously sending data to the memory chip and receiving data from the memory chip; and
(b) a device for checking the activation of the test mode for the memory chip;
where the checking device determines that the test mode has been activated if the device for continuously sending and receiving is continuously receiving data from the memory chip.
6. Apparatus for testing a memory chip according to claim 5, additionally having the following feature:
(a) a device for activating and deactivating the data masking state of the memory chip, which device activates the data masking state when the memory chip is operated in the test mode.
7. Method for testing a memory chip, the memory chip capable of being operated in a normal mode and in a test mode and comprising a device for outputting data from the memory chip and a device for enabling the device for outputting data when the test mode has been activated, the method comprising the steps of:
(a) continuous sending of data to the memory chip and reception of data from the memory chip; and
(b) checking of the activation of the test mode for the memory chip;
where the checking step determines that the test mode has been activated if data are continuously received from the memory chip.
8. Method for testing a memory chip according to claim 7, additionally having the following step:
(a) activation of the data masking state of the memory chip when the memory chip is in the test mode.
US10179002 2001-06-26 2002-06-25 Memory chip and apparatus for testing a memory chip Active 2023-10-13 US6961882B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE2001130785 DE10130785C2 (en) 2001-06-26 2001-06-26 Memory device and apparatus for testing a memory device
DE10130785.3 2001-06-26

Publications (2)

Publication Number Publication Date
US20030061554A1 true US20030061554A1 (en) 2003-03-27
US6961882B2 true US6961882B2 (en) 2005-11-01

Family

ID=7689503

Family Applications (1)

Application Number Title Priority Date Filing Date
US10179002 Active 2023-10-13 US6961882B2 (en) 2001-06-26 2002-06-25 Memory chip and apparatus for testing a memory chip

Country Status (2)

Country Link
US (1) US6961882B2 (en)
DE (1) DE10130785C2 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060190792A1 (en) * 2003-08-05 2006-08-24 Ralf Arnold Electronic element comprising an electronic circuit which is to be tested and test system arrangement which is used to test the electronic element
US20070127300A1 (en) * 2004-06-14 2007-06-07 Samsung Electronics Co., Ltd. Bun-in test method semiconductor memory device
US20080201548A1 (en) * 2007-02-16 2008-08-21 Mosaid Technologies Incorporated System having one or more memory devices
US20090129184A1 (en) * 2007-11-15 2009-05-21 Mosaid Technologies Incorporated Methods and systems for failure isolation and data recovery in a configuration of series-connected semiconductor devices
US20090138768A1 (en) * 2007-11-23 2009-05-28 Mosaid Technologies Incorporated Data channel test apparatus and method thereof
US20100091536A1 (en) * 2008-10-14 2010-04-15 Mosaid Technologies Incorporated Composite memory having a bridging device for connecting discrete memory devices to a system
US20100091538A1 (en) * 2008-10-14 2010-04-15 Mosaid Technologies Incorporated Bridge device architecture for connecting discrete memory devices to a system
US20100115172A1 (en) * 2008-11-04 2010-05-06 Mosaid Technologies Incorporated Bridge device having a virtual page buffer
US20100115214A1 (en) * 2008-11-04 2010-05-06 Mosaid Technologies Incorporated Bridging device having a configurable virtual page size
US20100306598A1 (en) * 2009-06-02 2010-12-02 International Business Machines Corporation Operating Computer Memory

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5619461A (en) * 1995-07-28 1997-04-08 Micron Quantum Devices, Inc. Memory system having internal state monitoring circuit
US5875137A (en) 1995-08-15 1999-02-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device externally confirmable of a currently operated test mode
US20010013110A1 (en) * 1998-06-11 2001-08-09 Pierce Kim M. On-chip circuit and method for testing memory devices
US6480432B1 (en) * 1998-12-25 2002-11-12 Fujitsu Limited Flash memory device having mask ROM cells for self-test

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5619461A (en) * 1995-07-28 1997-04-08 Micron Quantum Devices, Inc. Memory system having internal state monitoring circuit
US5875137A (en) 1995-08-15 1999-02-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device externally confirmable of a currently operated test mode
US20010013110A1 (en) * 1998-06-11 2001-08-09 Pierce Kim M. On-chip circuit and method for testing memory devices
US6480432B1 (en) * 1998-12-25 2002-11-12 Fujitsu Limited Flash memory device having mask ROM cells for self-test

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7640469B2 (en) * 2003-08-05 2009-12-29 Infineon Technologies Ag Electronic element comprising an electronic circuit which is to be tested and test system arrangement which is used to test the electronic element
US20060190792A1 (en) * 2003-08-05 2006-08-24 Ralf Arnold Electronic element comprising an electronic circuit which is to be tested and test system arrangement which is used to test the electronic element
US20070127300A1 (en) * 2004-06-14 2007-06-07 Samsung Electronics Co., Ltd. Bun-in test method semiconductor memory device
US20080201548A1 (en) * 2007-02-16 2008-08-21 Mosaid Technologies Incorporated System having one or more memory devices
US8812768B2 (en) 2007-02-16 2014-08-19 Conversant Intellectual Property Management Inc. System having one or more memory devices
US20090129184A1 (en) * 2007-11-15 2009-05-21 Mosaid Technologies Incorporated Methods and systems for failure isolation and data recovery in a configuration of series-connected semiconductor devices
US8443233B2 (en) 2007-11-15 2013-05-14 Mosaid Technologies Incorporated Methods and systems for failure isolation and data recovery in a configuration of series-connected semiconductor devices
US20110060937A1 (en) * 2007-11-15 2011-03-10 Schuetz Roland Methods and systems for failure isolation and data recovery in a configuration of series-connected semiconductor devices
US7836340B2 (en) 2007-11-15 2010-11-16 Mosaid Technologies Incorporated Methods and systems for failure isolation and data recovery in a configuration of series-connected semiconductor devices
US20090265589A2 (en) * 2007-11-23 2009-10-22 Mosaid Technologies Incorporated Data channel test apparatus and method thereof
US20090138768A1 (en) * 2007-11-23 2009-05-28 Mosaid Technologies Incorporated Data channel test apparatus and method thereof
US8392767B2 (en) 2007-11-23 2013-03-05 Mosaid Technologies Incorporated Data channel test apparatus and method thereof
US7913128B2 (en) 2007-11-23 2011-03-22 Mosaid Technologies Incorporated Data channel test apparatus and method thereof
US8737105B2 (en) 2008-10-14 2014-05-27 Conversant Intellectual Property Management Inc. Bridge device architecture for connecting discrete memory devices to a system
US20100091536A1 (en) * 2008-10-14 2010-04-15 Mosaid Technologies Incorporated Composite memory having a bridging device for connecting discrete memory devices to a system
US7957173B2 (en) 2008-10-14 2011-06-07 Mosaid Technologies Incorporated Composite memory having a bridging device for connecting discrete memory devices to a system
US20110194365A1 (en) * 2008-10-14 2011-08-11 Mosaid Technologies Incorporated Bridge device architecture for connecting discrete memory devices to a system
US8134852B2 (en) 2008-10-14 2012-03-13 Mosaid Technologies Incorporated Bridge device architecture for connecting discrete memory devices to a system
US8363444B2 (en) 2008-10-14 2013-01-29 Mosaid Technologies Incorporated Bridge device architecture for connecting discrete memory devices to a system
US20100091538A1 (en) * 2008-10-14 2010-04-15 Mosaid Technologies Incorporated Bridge device architecture for connecting discrete memory devices to a system
US20100115214A1 (en) * 2008-11-04 2010-05-06 Mosaid Technologies Incorporated Bridging device having a configurable virtual page size
US8549209B2 (en) 2008-11-04 2013-10-01 Mosaid Technologies Incorporated Bridging device having a configurable virtual page size
US20100115172A1 (en) * 2008-11-04 2010-05-06 Mosaid Technologies Incorporated Bridge device having a virtual page buffer
US20100306598A1 (en) * 2009-06-02 2010-12-02 International Business Machines Corporation Operating Computer Memory
US9081676B2 (en) * 2009-06-02 2015-07-14 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Operating computer memory

Also Published As

Publication number Publication date Type
DE10130785A1 (en) 2003-01-23 application
DE10130785C2 (en) 2003-04-30 grant
US20030061554A1 (en) 2003-03-27 application

Similar Documents

Publication Publication Date Title
US6807650B2 (en) DDR-II driver impedance adjustment control algorithm and interface circuits
US7196554B2 (en) Integrated clock supply chip for a memory module, memory module comprising the integrated clock supply chip, and method for operating the memory module under test conditions
US6108252A (en) Integrated circuit memory devices having self-test circuits therein and method of testing same
US6671836B1 (en) Method and apparatus for testing memory
US6457141B1 (en) Semiconductor device with embedded memory cells
US4418403A (en) Semiconductor memory cell margin test circuit
US6489819B1 (en) Clock synchronous semiconductor memory device allowing testing by low speed tester
US6829737B1 (en) Method and system for storing device test information on a semiconductor device using on-device logic for determination of test results
US5428575A (en) Semiconductor memory device with comparing circuit for facilitating test mode
US6295618B1 (en) Method and apparatus for data compression in memory devices
US5869983A (en) Method and apparatus for controlling compensated buffers
US6762617B2 (en) Semiconductor device having test mode entry circuit
US6178532B1 (en) On-chip circuit and method for testing memory devices
US5936900A (en) Integrated circuit memory device having built-in self test circuit with monitor and tester modes
US6026039A (en) Parallel test circuit for semiconductor memory
US20030120989A1 (en) Method and circuit to implement double data rate testing
US6160745A (en) Semiconductor storage device
US7034565B2 (en) On-die termination circuit and method for reducing on-chip DC current, and memory system including memory device having the same
US6031786A (en) Operation control circuits and methods for integrated circuit memory devices
US6646936B2 (en) Semiconductor memory device shiftable to test mode in module as well as semiconductor memory module using the same
US6226764B1 (en) Integrated circuit memory devices including internal stress voltage generating circuits and methods for built-in self test (BIST)
US7013413B1 (en) Method for compressing output data and a packet command driving type memory device
US6944737B2 (en) Memory modules and methods having a buffer clock that operates at different clock frequencies according to the operating mode
US5928373A (en) High speed test circuit for a semiconductor memory device
US20050283671A1 (en) Real time testing using on die termination (ODT) circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MANFRED, DOBLER;THOMAS, FINTEIS;REEL/FRAME:013546/0304

Effective date: 20020718

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: QIMONDA AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023773/0457

Effective date: 20060425

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001

Effective date: 20141009

AS Assignment

Owner name: POLARIS INNOVATIONS LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036723/0021

Effective date: 20150708

FPAY Fee payment

Year of fee payment: 12