US6878583B2 - Integration method to enhance p+ gate activation - Google Patents
Integration method to enhance p+ gate activation Download PDFInfo
- Publication number
- US6878583B2 US6878583B2 US10/358,632 US35863203A US6878583B2 US 6878583 B2 US6878583 B2 US 6878583B2 US 35863203 A US35863203 A US 35863203A US 6878583 B2 US6878583 B2 US 6878583B2
- Authority
- US
- United States
- Prior art keywords
- silicon
- gate
- forming
- semiconductor substrate
- poly
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
- 238000000034 method Methods 0.000 title claims abstract description 65
- 230000004913 activation Effects 0.000 title claims abstract description 10
- 230000010354 integration Effects 0.000 title abstract description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 68
- 239000000758 substrate Substances 0.000 claims abstract description 49
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 47
- 239000004065 semiconductor Substances 0.000 claims abstract description 47
- 235000012239 silicon dioxide Nutrition 0.000 claims abstract description 34
- 239000000377 silicon dioxide Substances 0.000 claims abstract description 34
- 150000002500 ions Chemical class 0.000 claims abstract description 29
- 230000008569 process Effects 0.000 claims abstract description 18
- 238000004151 rapid thermal annealing Methods 0.000 claims abstract description 10
- 239000002019 doping agent Substances 0.000 claims abstract description 8
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 claims abstract description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 25
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 25
- 239000007943 implant Substances 0.000 claims description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 10
- 229910052710 silicon Inorganic materials 0.000 claims description 10
- 239000010703 silicon Substances 0.000 claims description 10
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 8
- 239000000463 material Substances 0.000 claims description 8
- 239000001301 oxygen Substances 0.000 claims description 8
- 229910052760 oxygen Inorganic materials 0.000 claims description 8
- 238000000137 annealing Methods 0.000 claims description 7
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 6
- 230000009977 dual effect Effects 0.000 claims description 6
- 239000007789 gas Substances 0.000 claims description 5
- 239000002131 composite material Substances 0.000 claims description 4
- 229910044991 metal oxide Inorganic materials 0.000 claims description 4
- 150000004706 metal oxides Chemical class 0.000 claims description 4
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 3
- 239000003870 refractory metal Substances 0.000 claims description 3
- 125000006850 spacer group Chemical group 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims description 2
- 229960001866 silicon dioxide Drugs 0.000 claims 21
- 239000003989 dielectric material Substances 0.000 claims 7
- 229910021332 silicide Inorganic materials 0.000 abstract description 5
- 230000015572 biosynthetic process Effects 0.000 abstract description 4
- 230000001681 protective effect Effects 0.000 abstract description 4
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 abstract description 4
- 239000010408 film Substances 0.000 description 22
- 229910052796 boron Inorganic materials 0.000 description 19
- 230000035515 penetration Effects 0.000 description 17
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 14
- 150000004767 nitrides Chemical class 0.000 description 6
- -1 boron ion Chemical class 0.000 description 5
- 230000004888 barrier function Effects 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- 239000004020 conductor Substances 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 229910019001 CoSi Inorganic materials 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 238000005204 segregation Methods 0.000 description 2
- 206010010144 Completed suicide Diseases 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 125000001153 fluoro group Chemical group F* 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 238000000427 thin-film deposition Methods 0.000 description 1
- 238000003949 trap density measurement Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28176—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the definitive gate conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
Definitions
- This invention relates generally to fabrication of a semiconductor device and more particularly to an integration method to enhance gate activation in a complimentary metal-oxide semiconductor (CMOS) device.
- CMOS complimentary metal-oxide semiconductor
- a pre-doping process has been used to increase the doping level; and this procedure significantly improves the depletion for the NMOS transistor of the CMOS device.
- pre-doping increases boron ion penetration into the p-channel through the gate oxide thereby degrading the device properties.
- a conventional PMOS transistor gate structure typically consists of: a gate oxide layer on a silicon substrate, a dual gate conductor of poly-silicon layer on top of gate oxide and a metal suicide layer on top of poly-silicon.
- a boron-implanted poly-silicon layer is formed and when thermally annealed boron ions from this layer diffuse along grain boundaries of the poly-silicon gate into the gate oxide and through the gate oxide into the channel region of the substrate.
- BF 2 + ions When BF 2 + ions are used to implant the p + gate of the transistor, followed by high temperature annealing, a significant ion penetration takes place since F atoms released in the implantation process enhance BF 2 + ion diffusion.
- some solutions have been proposed in prior art such as, use of nitrided gate oxide, oxygen-doped nitride as gate dielectric, an electron depletion preventing layer under poly-silicon gate, or implanting nitrogen or silicon into the p + poly-silicon gate.
- the oxygen doped silicon nitride gate acts as a barrier to boron penetration, similar to a pure nitride gate dielectric film. Because of the oxygen-rich part of the dielectric film next to the semiconductor substrate, the trap density at the interface is almost as low as that of an undoped oxide dielectric film. Such is not the case when undoped nitride is used as a gate dielectric film.
- U.S. Pat. No. 6,051,460 describes a structure and method for preventing boron penetration through a thin gate oxide of a p-channel device. Silicon implanted into the poly-silicon gate electrode functions as a diffusion barrier for boron penetration through the gate oxide into the device.
- U.S. Pat. No. 6,242,348 B1 a method for the formation of a boron-doped gate layer under a cobalt silicide layer to prevent boron penetration.
- BF 2 + or B + and N 2 + ions are implanted into the stack structure and thermally treated to form the cobalt silicide (CoSi 2 ).
- CoSi layer in the upper part of the gate stack serves as a barrier to significantly suppress boron penetration into and through the gate oxide.
- U.S. Pat. No. 6,313,020 B1 describes a semiconductor device and a method of its fabrication.
- An electron depletion preventing layer is formed in the bottom portion of a poly-silicon gate.
- An ion-implanted layer of boron ions is then formed in the upper portion of the gate-conductor to increase its conductivity.
- This electron depletion preventing layer serves as a barrier to suppress boron penetration into the gate oxide.
- Another object of the invention is to describe a method to form a p + gate without boron penetration into gate oxide.
- a new process integration method is described to form heavily doped p + source and drain regions in a CMOS device.
- gate silicon dioxide is deposited and nitrided in a nitrogen-containing atmosphere of gases comprising NH 3 , NO, and/or NO 2 .
- Poly-silicon is then deposited over the nitrided gate dielectric layer and the two NMOS and PMOS gates are formed with anisotropic plasma etching processes.
- B + ions are then implanted.
- Cap dielectric layer such as silicon dioxide is then deposited, followed by dopant activation with high temperature rapid thermal annealing. During this anneal step, both poly-silicon gate and source/drain regions are activated. The cap dielectric layer is then used as a resist protective film; it is removed from those areas of the chip that would require formation of electrical contacts. Silicided electrical contacts are then formed in these areas by silicidation processes.
- FIG. 1 is a cross sectional view of a semiconductor device, showing gate structure with sidewall dielectric spacers.
- FIG. 3 is a table, comparing oxide thickness in the inversion and accumulation regions using prior art process flow and the invention process flow.
- FIG. 4 is a cross sectional view of a semiconductor device, showing gate structure and deposited cap dielectric film.
- FIG. 5 is a graph showing V t shift for NMOS and PMOS devices fabricated using this invention.
- the process of this invention can be generally used for activating p + doped regions in a semiconductor device, the preferred embodiment described herein pertains to the p + gate activation of a CMOS device.
- the process steps up to the gate structure formation, being known in the prior art, are not included in this description.
- the gate structure shown in FIG. 1 , is formed using the steps of thin film deposition, photolithography, and plasma etching known in the prior art.
- the gate structure shows semi-conductor substrate, preferably silicon substrate 10 ; gate dielectric 12 , selected from the group of materials comprising silicon dioxide, silicon nitride, nitrided silicon dioxide, oxygen doped silicon nitride, dual gate materials such as silicon dioxide/silicon nitride, and/or high-k gate materials comprising ZrO 2 , HfO 2 , and/or other refractory metal oxides; conductor gate 14 , selected from the group of materials comprising poly-silicon, doped poly-silicon, dual gates comprising poly-silicon/metal silicides, and/or metal gates; dielectric spacers 16 , comprising silicon dioxide and silicon nitride.
- the gate oxide is grown thermally to a thickness in the range of approximately between 10-25° A for a dual oxide or triple oxide process for thinner oxides and in the range of approximately between 20-70° A for thicker oxides.
- the oxide is then subjected to thermal nitridation in a nitrogen-containing atmosphere of gases comprising NH 3 , NO, and/or NO 2 at a temperature range of approximately between 800-1000° C.
- FIG. 2 shows the semiconductor device structure after boron ion implantation as per this invention.
- Heavy dose B + implant is used instead of the BF 2 + implant known in prior art.
- Implant conditions are so chosen as to obtain desired dopant profile and depth. It is preferred that projected ion implant range is kept to less than the poly-silicon gate thickness so as to prevent doping the gate oxide.
- Ion implantation parameters are: dose range of approximately between 2E15-5E15 ions/cm 2 , with a preferable dose of 4E15 ions/cm 2 and ion energy range of approximately between 2-6 KeV for 0.13 ⁇ m technology node (energy range depends upon the technology node), with a preferable energy of 4 KeV.
- the dose is approximately between 1E15-1E16 with energy range approximately between 1-20 KeV.
- Lightly doped p + regions 18 and heavily doped regions 20 are shown in the figure.
- the unique feature is that the poly-silicon gate 14 also gets simultaneously doped during this implant step.
- the structure shown in FIG. 2 is then capped with a dielectric film 22 , selected from the group of materials comprising films such as silicon dioxide, silicon nitride, nitrided silicon dioxide, and/or oxygen doped silicon nitride.
- the wafer is then annealed using rapid thermal annealing (RTA), known in prior art, to activate the B + implanted source/drain (S/D) regions.
- RTA rapid thermal annealing
- the cap dielectric film 22 prevents B + out-diffusion or segregation during the RTA step.
- the effective dose is thereby decreased raising the sheet resistance of S/D and decreasing the electrical thickness of the gate oxide.
- Thinner electrical oxide thickness improves the current drive through the gate oxide. Table showing experimental data of gate oxide thickness using the present invention as compared to that using prior art is given in FIG. 3 .
- a cap dielectric film 22 is then deposited over the semiconductor substrate, as is shown in FIG. 4 .
- the cap dielectric film is selected from the groups of materials comprising silicon dioxide, silicon nitride, nitrided silicon dioxide, oxygen-doped nitride, and/or composite layers comprising oxide/nitride.
- the thickness of this cap film is kept to approximately between 100.degree. A-500.degree. A.
- Purpose of this cap dielectric film is to suppress boron ion penetration from the gate poly-silicon through the gate oxide during the high temperature RTA process discussed in the previous paragraph.
- the cap dielectric film is also used as a resist protective oxide (RPO) layer for ESD devices. A portion of the cap dielectric film such as RPO film for ESD devices is preserved over the ESD part of the chip while etching the cap dielectric film off from the main regions of the device to allow silicide electrical contacts to gate and S/D regions.
- RPO resist protective oxide
- V t threshold voltage
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A new process integration method is described to form heavily doped p+ source and drain regions in a CMOS device. After defining the p- and n-well regions on a semiconductor substrate, gate silicon dioxide is deposited and nitrided in a nitrogen-containing atmosphere. Poly-silicon is then deposited and the two NMOS and PMOS gates are formed. For the p+ doping of the poly-silicon gate and S/D regions around the PMOS gate, B+ ions are then implanted. Cap dielectric layer comprising silicon dioxide is then deposited, followed by dopant activation with high temperature rapid thermal annealing. The cap dielectric layer is then used as resist protective film; it is removed from those areas of the chip that would require formation of electrical contacts. Silicide electrical contacts are then formed in these areas.
Description
(1) Field of the Invention
This invention relates generally to fabrication of a semiconductor device and more particularly to an integration method to enhance gate activation in a complimentary metal-oxide semiconductor (CMOS) device.
(2) Description of the Prior Art
There is a continuing trend to scale down the dimensions of a semiconductor device for purposes of enhancing device speed, density, and level of integration. In order to increase the speed of a CMOS device for example, channel length or poly-silicon gate width has been decreasing aggressively. Equivalent gate oxide thickness has to correspondingly get thinner to minimize or avoid short channel effects. However, as the gate oxide gets thinner, dopant ions used to increase the conductivity of poly-silicon gate tend to penetrate through the gate and into and through the thin gate oxide layer. This penetration causes device degradation such as large threshold voltage shifts and saturated current. Further, undesirable degradation of gate oxide integrity tends to get worse with thinning gate oxide. It turns out a trade-off exists between impurity penetration and carrier depletion for engineering gate doping.
It has therefore become necessary to increase the doping level in the gate to compensate for electron depletion. A pre-doping process has been used to increase the doping level; and this procedure significantly improves the depletion for the NMOS transistor of the CMOS device. However, in the case of PMOS transistor part, pre-doping increases boron ion penetration into the p-channel through the gate oxide thereby degrading the device properties. A conventional PMOS transistor gate structure typically consists of: a gate oxide layer on a silicon substrate, a dual gate conductor of poly-silicon layer on top of gate oxide and a metal suicide layer on top of poly-silicon. During the pre-doping process, a boron-implanted poly-silicon layer is formed and when thermally annealed boron ions from this layer diffuse along grain boundaries of the poly-silicon gate into the gate oxide and through the gate oxide into the channel region of the substrate.
When BF2 + ions are used to implant the p+ gate of the transistor, followed by high temperature annealing, a significant ion penetration takes place since F atoms released in the implantation process enhance BF2 + ion diffusion. To prevent ion penetration, some solutions have been proposed in prior art such as, use of nitrided gate oxide, oxygen-doped nitride as gate dielectric, an electron depletion preventing layer under poly-silicon gate, or implanting nitrogen or silicon into the p+ poly-silicon gate.
U.S. Pat. No. 6,027,977 describes a method of fabricating a device with MIS structure which prevents boron penetration even when the gate oxide is as thin as 3 nm or less. After forming a silicon nitride film on a semiconductor substrate, oxygen is doped into the nitride film such that oxygen-rich film is next to the substrate. A gate electrode is formed on the oxygen-doped silicon nitride film and a dopant is selectively introduced into the substrate to form source/drain regions on each side of the gate structure. When poly-silicon gate is doped with boron ions, the oxygen doped silicon nitride gate acts as a barrier to boron penetration, similar to a pure nitride gate dielectric film. Because of the oxygen-rich part of the dielectric film next to the semiconductor substrate, the trap density at the interface is almost as low as that of an undoped oxide dielectric film. Such is not the case when undoped nitride is used as a gate dielectric film.
U.S. Pat. No. 6,051,460 describes a structure and method for preventing boron penetration through a thin gate oxide of a p-channel device. Silicon implanted into the poly-silicon gate electrode functions as a diffusion barrier for boron penetration through the gate oxide into the device.
U.S. Pat. No. 6,242,348 B1 a method for the formation of a boron-doped gate layer under a cobalt silicide layer to prevent boron penetration. After forming a bilayer CoSi/poly-silicon/gate-oxide gate structure, BF2 + or B+ and N2 + ions are implanted into the stack structure and thermally treated to form the cobalt silicide (CoSi2). CoSi layer in the upper part of the gate stack serves as a barrier to significantly suppress boron penetration into and through the gate oxide.
U.S. Pat. No. 6,313,020 B1 describes a semiconductor device and a method of its fabrication. An electron depletion preventing layer is formed in the bottom portion of a poly-silicon gate. An ion-implanted layer of boron ions is then formed in the upper portion of the gate-conductor to increase its conductivity. This electron depletion preventing layer serves as a barrier to suppress boron penetration into the gate oxide.
It is a primary object of this invention to describe an integration method to enhance p+ gate activation in a CMOS device.
Another object of the invention is to describe a method to form a p+ gate without boron penetration into gate oxide.
It is yet another object to describe a method to simultaneously activate p+ poly-silicon gate and source/drain regions, while suppressing boron penetration into gate oxide.
In accordance with these objectives, a new process integration method is described to form heavily doped p+ source and drain regions in a CMOS device. After defining the p- and n-well regions on a semiconductor substrate, gate silicon dioxide is deposited and nitrided in a nitrogen-containing atmosphere of gases comprising NH3, NO, and/or NO2. Poly-silicon is then deposited over the nitrided gate dielectric layer and the two NMOS and PMOS gates are formed with anisotropic plasma etching processes. For the p+ doping of the poly-silicon gate and S/D regions around the PMOS gate, B+ ions are then implanted. Cap dielectric layer such as silicon dioxide is then deposited, followed by dopant activation with high temperature rapid thermal annealing. During this anneal step, both poly-silicon gate and source/drain regions are activated. The cap dielectric layer is then used as a resist protective film; it is removed from those areas of the chip that would require formation of electrical contacts. Silicided electrical contacts are then formed in these areas by silicidation processes.
Although the process of this invention can be generally used for activating p+ doped regions in a semiconductor device, the preferred embodiment described herein pertains to the p+ gate activation of a CMOS device. The process steps up to the gate structure formation, being known in the prior art, are not included in this description.
The gate structure, shown in FIG. 1 , is formed using the steps of thin film deposition, photolithography, and plasma etching known in the prior art. The gate structure shows semi-conductor substrate, preferably silicon substrate 10; gate dielectric 12, selected from the group of materials comprising silicon dioxide, silicon nitride, nitrided silicon dioxide, oxygen doped silicon nitride, dual gate materials such as silicon dioxide/silicon nitride, and/or high-k gate materials comprising ZrO2, HfO2, and/or other refractory metal oxides; conductor gate 14, selected from the group of materials comprising poly-silicon, doped poly-silicon, dual gates comprising poly-silicon/metal silicides, and/or metal gates; dielectric spacers 16, comprising silicon dioxide and silicon nitride. In the preferred embodiment of using silicon dioxide as gate dielectric film, the gate oxide is grown thermally to a thickness in the range of approximately between 10-25° A for a dual oxide or triple oxide process for thinner oxides and in the range of approximately between 20-70° A for thicker oxides. The oxide is then subjected to thermal nitridation in a nitrogen-containing atmosphere of gases comprising NH3, NO, and/or NO2 at a temperature range of approximately between 800-1000° C.
The structure shown in FIG. 2 is then capped with a dielectric film 22, selected from the group of materials comprising films such as silicon dioxide, silicon nitride, nitrided silicon dioxide, and/or oxygen doped silicon nitride. The wafer is then annealed using rapid thermal annealing (RTA), known in prior art, to activate the B+ implanted source/drain (S/D) regions. The cap dielectric film 22 prevents B+ out-diffusion or segregation during the RTA step. As a consequence, the effective dose is thereby decreased raising the sheet resistance of S/D and decreasing the electrical thickness of the gate oxide. Thinner electrical oxide thickness improves the current drive through the gate oxide. Table showing experimental data of gate oxide thickness using the present invention as compared to that using prior art is given in FIG. 3.
A cap dielectric film 22 is then deposited over the semiconductor substrate, as is shown in FIG. 4. The cap dielectric film is selected from the groups of materials comprising silicon dioxide, silicon nitride, nitrided silicon dioxide, oxygen-doped nitride, and/or composite layers comprising oxide/nitride. The thickness of this cap film is kept to approximately between 100.degree. A-500.degree. A. Purpose of this cap dielectric film is to suppress boron ion penetration from the gate poly-silicon through the gate oxide during the high temperature RTA process discussed in the previous paragraph. It is to be noted the cap dielectric film is also used as a resist protective oxide (RPO) layer for ESD devices. A portion of the cap dielectric film such as RPO film for ESD devices is preserved over the ESD part of the chip while etching the cap dielectric film off from the main regions of the device to allow silicide electrical contacts to gate and S/D regions.
Data of threshold voltage (Vt) stability of both NMOS and PMOS transistors with the present invention integration process flow are shown in FIG. 5. In spite of the heavy dose boron implant and high temperature RTA process, Vt shifts are will within required specification values for both the transistor types. The Vt shifts were obtained by measuring Vt values before and after stressing at 150° C. and an applied voltage of 2.5+/−10% and computing the difference.
The advantages of this invention over prior art are:
- a) New process integration method to activate p+ gate in a CMOS device.
- b) Simultaneous gate and S/D activation of p+ dopant.
- c) Enhanced p+ gate activation with thinner gate oxide.
- d) Gate oxide nitridation to suppress boron penetration during high temperature RTA dopant activation.
- e) Cap dielectric layer is used prior to p+ source/drain implant anneal to suppress boron out-diffusion or segregation; lowers effective dose.
- f) Cap layer is also used as resist protective oxide to block silicidation in unwanted areas of the chip.
- g) Electrical oxide thickness is reduced in the range of 3-4° A
- h) Good Vt stability for both IO and PMOS devices, indicating no boron penetration in the channel.
While the invention has been particularly shown and described with reference to the general embodiment and a specific application thereof, it will be understood by those skilled in the art that various changes in form and details to the method and applications may be made without departing from the concept, spirit, and the scope of the invention.
Claims (33)
1. A method of forming p+ poly-silicon gate on a semiconductor substrate comprising:
forming a gate dielectric layer on a semiconductor substrate having n-well region;
nitridizing said gate dielectric over said semiconductor substrate;
forming PMOS gate electrode over said n-well region;
implanting to form p+ S/D regions in said n-well on both sides of said PMOS gate electrode;
forming a cap dielectric layer on said gate electrode and said semiconductor substrate;
annealing said semiconductor substrate;
etching said cap dielectric layer from main regions of said semiconductor substrate; and
forming silicided electrical contacts in said main regions of said semiconductor substrate.
2. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 1 , wherein said gate dielectric material is selected from the group comprising silicon dioxide, silicon nitride, nitrided silicon-dioxide, and oxygen doped silicon nitride, dual dielectric materials comprising silicon dioxide/silicon nitride, and high-k gate materials comprising ZrO2, HfO2, and other refractory metal oxides.
3. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 2 , wherein said equivalent gate silicon dioxide thickness is approximately between 5 Å-25 Å; and the physical oxide thickness in the range of approximately between 13 Å-70 Å.
4. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 1 , wherein said nitridizing is performed in a nitrogen-containing atmosphere of gases comprising NH3, NO, or NO2.
5. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 1 , wherein said implanting is performed by ion implanting B+ ions.
6. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 5 , wherein said heavy dose B+ ion implant simultaneously dopes both S/D regions and gate electrode.
7. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 5 , wherein said B+ ion dose is approximately between 1E15-1E16 ions/cm2.
8. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 5 , wherein said B+ ion energy is approximately between 1-10 KeV.
9. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 1 , wherein said cap dielectric material is comprised of silicon dioxide, silicon nitride, nitrided silicon-dioxide, oxygen-doped silicon nitride, and composite layers comprising silicon dioxide/silicon nitride.
10. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 9 , wherein the thickness of said cap layer of silicon-dioxide is approximately between 100 and 500 Å.
11. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 1 , wherein said annealing is done using high temperature rapid thermal process.
12. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 11 , wherein said rapid thermal annealing is done at approximately between 800 and 1000° C.
13. A method of forming a CMOS device on a silicon substrate comprising:
forming a gate oxide layer on a silicon substrate having p- and n-well regions;
nitridizing said gate oxide layer;
forming NMOS and PMOS gate electrodes over said p- and n-well regions;
forming lightly doped regions and dielectric side-wall spacers on both sides of said gate electrode;
implanting to form n+ S/D regions in said p-well on both sides of said NMOS gate electrode;
implanting to form p+ S/D regions in said n-well on both sides of said PMOS gate electrode;
forming a cap dielectric layer on said silicon substrate;
annealing said silicon substrate;
removing said cap dielectric layer from main regions of said silicon substrate; and
forming silicided electrical contacts in said main regions of said silicon substrate.
14. The method according to claim 13 , wherein said equivalent gate silicon dioxide thickness is approximately between 5 Å-25 Å.
15. The method according to claim 13 , wherein said nitridizing is performed in a nitrogen-containing atmosphere of gases comprising NH3, NO, and/or NO2.
16. The method according to claim 13 , wherein said implanting to form p+ S/D regions is performed by ion implanting B+ ions.
17. The method according to claim 16 , wherein said heavy dose B+ ion implant simultaneously dopes both S/D regions and gate electrode.
18. The method according to claim 16 , wherein said B+ ion dose is approximately between 1E15-1E16 ions/cm2.
19. The method according to claim 16 , wherein said B+ ion energy is approximately between 1-10 KeV.
20. The method according to claim 13 , wherein said cap dielectric material is selected from the group comprising silicon dioxide, silicon nitride, nitrided silicon-dioxide, oxygen-doped silicon nitride, and/or composite layers comprising silicon dioxide/silicon nitride.
21. The method according to claim 13 , wherein the thickness of said cap silicon-dioxide is approximately between 100 and 500 Å.
22. The method according to claim 13 , wherein said annealing is done using high temperature rapid thermal process at approximately between 800-1000° C.
23. A method of forming p+ poly-silicon gate on a semiconductor substrate comprising:
forming a nitridized gate dielectric layer on a semiconductor substrate, having n-well region;
forming PMOS gate electrode over said n-well region;
implanting to form p+ S/D regions in said n-well on both sides of said PMOS gate electrode;
forming a cap dielectric layer on said gate electrode and said semiconductor substrate; and
annealing said semiconductor substrate.
24. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 23 , wherein said gate dielectric material is selected from the group comprising silicon dioxide, silicon nitride, nitrided silicon-dioxide, and oxygen doped silicon nitride, dual dielectric materials comprising silicon dioxide/silicon nitride, and high-k gate materials comprising ZrO2, HfO2, and other refractory metal oxides.
25. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 24 , wherein said equivalent gate silicon dioxide thickness is approximately between 5 Å-25 Å; and the physical oxide thickness in the range of approximately between 13 Å-70 Å.
26. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 23 , wherein said nitridizing is performed in a nitrogen-containing atmosphere of gases comprising NH3, NO, or NO2.
27. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 23 , wherein said implanting is performed by ion implanting B+ ions; and wherein said heavy dose B+ ion implant simultaneously dopes both S/D regions and gate electrode.
28. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 27 , wherein said B+ ion dose is approximately between 1E15-1E16 ions/cm2.
29. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 27 , wherein said B+ ion energy is approximately between 1-10 KeV.
30. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 23 , wherein said cap dielectric material is comprised of silicon dioxide, silicon nitride, nitrided silicon-dioxide, oxygen-doped silicon nitride, and composite layers comprising silicon dioxide/silicon nitride.
31. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 30 , wherein the thickness of said cap layer of silicon-dioxide is approximately between 100 Å-500 Å.
32. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 23 , wherein said annealing for dopant activation is done using high temperature rapid thermal process.
33. The method of forming p+ poly-silicon gate on a semiconductor substrate according to claim 32 , wherein said rapid thermal annealing is done at approximately between 800 and 1000° C.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/358,632 US6878583B2 (en) | 2003-02-05 | 2003-02-05 | Integration method to enhance p+ gate activation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/358,632 US6878583B2 (en) | 2003-02-05 | 2003-02-05 | Integration method to enhance p+ gate activation |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040152253A1 US20040152253A1 (en) | 2004-08-05 |
US6878583B2 true US6878583B2 (en) | 2005-04-12 |
Family
ID=32771240
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/358,632 Expired - Lifetime US6878583B2 (en) | 2003-02-05 | 2003-02-05 | Integration method to enhance p+ gate activation |
Country Status (1)
Country | Link |
---|---|
US (1) | US6878583B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050059260A1 (en) * | 2003-09-15 | 2005-03-17 | Haowen Bu | CMOS transistors and methods of forming same |
US20110237060A1 (en) * | 2007-08-30 | 2011-09-29 | Spansion Llc | Sacrificial nitride and gate replacement |
US20110260171A1 (en) * | 2010-04-23 | 2011-10-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereofr |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070196970A1 (en) * | 2006-02-21 | 2007-08-23 | Texas Instruments Inc. | Method for manufacturing a semiconductor device using a nitrogen containing oxide layer |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5915204A (en) * | 1995-03-28 | 1999-06-22 | Sony Corporation | Method of manufacturing a semiconductor device including a metal silicide layer |
US6027977A (en) | 1997-05-14 | 2000-02-22 | Nec Corporation | Method of fabricating semiconductor device with MIS structure |
US6051460A (en) | 1997-11-12 | 2000-04-18 | Advanced Micro Devices, Inc. | Preventing boron penetration through thin gate oxide of P-channel devices by doping polygate with silicon |
US6165826A (en) * | 1994-12-23 | 2000-12-26 | Intel Corporation | Transistor with low resistance tip and method of fabrication in a CMOS process |
US6242348B1 (en) | 1999-10-04 | 2001-06-05 | National Semiconductor Corp. | Method for the formation of a boron-doped silicon gate layer underlying a cobalt silicide layer |
US6313020B1 (en) | 1999-10-04 | 2001-11-06 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US6319861B1 (en) * | 2000-05-02 | 2001-11-20 | United Microelectronics Corp. | Method of improving deposition |
US6323094B1 (en) * | 1998-02-06 | 2001-11-27 | Tsmc Acer Semiconductor Manufacturing Inc. | Method to fabricate deep sub-μm CMOSFETs |
US6335252B1 (en) * | 1999-12-06 | 2002-01-01 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device manufacturing method |
US6653700B2 (en) * | 2001-06-29 | 2003-11-25 | Intel Corporation | Transistor structure and method of fabrication |
-
2003
- 2003-02-05 US US10/358,632 patent/US6878583B2/en not_active Expired - Lifetime
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6165826A (en) * | 1994-12-23 | 2000-12-26 | Intel Corporation | Transistor with low resistance tip and method of fabrication in a CMOS process |
US5915204A (en) * | 1995-03-28 | 1999-06-22 | Sony Corporation | Method of manufacturing a semiconductor device including a metal silicide layer |
US6027977A (en) | 1997-05-14 | 2000-02-22 | Nec Corporation | Method of fabricating semiconductor device with MIS structure |
US6051460A (en) | 1997-11-12 | 2000-04-18 | Advanced Micro Devices, Inc. | Preventing boron penetration through thin gate oxide of P-channel devices by doping polygate with silicon |
US6323094B1 (en) * | 1998-02-06 | 2001-11-27 | Tsmc Acer Semiconductor Manufacturing Inc. | Method to fabricate deep sub-μm CMOSFETs |
US6242348B1 (en) | 1999-10-04 | 2001-06-05 | National Semiconductor Corp. | Method for the formation of a boron-doped silicon gate layer underlying a cobalt silicide layer |
US6313020B1 (en) | 1999-10-04 | 2001-11-06 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US6335252B1 (en) * | 1999-12-06 | 2002-01-01 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device manufacturing method |
US6319861B1 (en) * | 2000-05-02 | 2001-11-20 | United Microelectronics Corp. | Method of improving deposition |
US6653700B2 (en) * | 2001-06-29 | 2003-11-25 | Intel Corporation | Transistor structure and method of fabrication |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050059260A1 (en) * | 2003-09-15 | 2005-03-17 | Haowen Bu | CMOS transistors and methods of forming same |
US20060154411A1 (en) * | 2003-09-15 | 2006-07-13 | Haowen Bu | CMOS transistors and methods of forming same |
US20110237060A1 (en) * | 2007-08-30 | 2011-09-29 | Spansion Llc | Sacrificial nitride and gate replacement |
US8329598B2 (en) * | 2007-08-30 | 2012-12-11 | Spansion Llc | Sacrificial nitride and gate replacement |
US20110260171A1 (en) * | 2010-04-23 | 2011-10-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereofr |
US8828811B2 (en) * | 2010-04-23 | 2014-09-09 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of semiconductor device comprising steps of forming oxide semiconductor film, performing heat treatment on the oxide semiconductor film, and performing oxygen doping treatment on the oxide semiconductor film after the heat treatment |
Also Published As
Publication number | Publication date |
---|---|
US20040152253A1 (en) | 2004-08-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6383879B1 (en) | Semiconductor device having a metal gate with a work function compatible with a semiconductor device | |
US8710567B2 (en) | Semiconductor device and manufacturing method thereof | |
KR100653721B1 (en) | Semiconductor devices having nitrogen incorporated active and method of fabricating the same | |
US5937303A (en) | High dielectric constant gate dielectric integrated with nitrogenated gate electrode | |
JP5235784B2 (en) | Semiconductor device | |
US8188547B2 (en) | Semiconductor device with complementary transistors that include hafnium-containing gate insulators and metal gate electrodes | |
US20070212829A1 (en) | Method of manufacturing a semiconductor device | |
US20080272442A1 (en) | N+ poly on high-k dielectric for semiconductor devices | |
US20060068556A1 (en) | Semiconductor device and method for fabricating the same | |
US20060273409A1 (en) | High performance CMOS with metal-gate and Schottky source/drain | |
US8324031B2 (en) | Diffusion barrier and method of formation thereof | |
US8853042B2 (en) | Carbon and nitrogen doping for selected PMOS transistors on an integrated circuit | |
JPH1079506A (en) | Semiconductor device and its manufacturing method | |
JPH098297A (en) | Semiconductor device, manufacture thereof and field-effect transistor | |
US20070200160A1 (en) | Semiconductor device and method of fabricating the same | |
US6784506B2 (en) | Silicide process using high K-dielectrics | |
US7247919B1 (en) | Method and device to reduce gate-induced drain leakage (GIDL) current in thin gate oxides MOSFETs | |
US20080142910A1 (en) | Semiconductor device | |
US5973370A (en) | Preventing boron penetration through thin gate oxide of P-channel devices in advanced CMOS technology | |
US20090057786A1 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US6878583B2 (en) | Integration method to enhance p+ gate activation | |
JP2008305950A (en) | Semiconductor device, and method of manufacturing the same | |
US9530842B2 (en) | Semiconductor devices | |
US20050127446A1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
JP4828982B2 (en) | Manufacturing method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GUO, JYH CHYURN;REEL/FRAME:013744/0214 Effective date: 20020813 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |