US6538865B1 - Fault-detecting device for communication system - Google Patents

Fault-detecting device for communication system Download PDF

Info

Publication number
US6538865B1
US6538865B1 US09/624,845 US62484500A US6538865B1 US 6538865 B1 US6538865 B1 US 6538865B1 US 62484500 A US62484500 A US 62484500A US 6538865 B1 US6538865 B1 US 6538865B1
Authority
US
United States
Prior art keywords
mismatch
fault
detection signal
signal
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US09/624,845
Inventor
Yuji Nagatani
Kazuya Iwamoto
Hiroshi Hashimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Honda Motor Co Ltd
Original Assignee
Honda Motor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP9667299A priority Critical patent/JP3325851B2/en
Application filed by Honda Motor Co Ltd filed Critical Honda Motor Co Ltd
Priority to US09/624,845 priority patent/US6538865B1/en
Assigned to HONDA GIKEN KOGYO KABUSHIKI KAISHA reassignment HONDA GIKEN KOGYO KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HASHIMOTO, HIROSHI, IWAMOTO, KAZUYA, NAGATANI, YUJI
Priority to DE10037489A priority patent/DE10037489B4/en
Application granted granted Critical
Publication of US6538865B1 publication Critical patent/US6538865B1/en
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults ; Receiver end arrangements for detecting or overcoming line faults
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B3/00—Line transmission systems
    • H04B3/02—Details
    • H04B3/46—Monitoring; Testing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/24—Testing correct operation

Definitions

  • the present invention relates to a communication system that comprises a plurality of nodes connected in common to two-wire transmission lines and more particularly to a fault-detecting device for detecting a fault such as a break, a short circuit, and the like of transmission lines.
  • two-wire transmission lines 1 , 2 are connected with transmission/reception circuits 3 1 - 3 n at a plurality of nodes. All the transmission/reception circuits 3 1 - 3 n comprise the same components.
  • Positive potential Vcc (for example, 5 V) is supplied to one end of the transmission line 1 via a terminal resistor 4 and positive potential Vcc is supplied to the other end via a terminal resistor 5 in the same way.
  • Ground potential Vg (for example, 0V) is supplied to one end of the transmission line 2 via a terminal resistor 6 and ground potential Vg is supplied to the other end via a terminal resistor 7 in the same way.
  • a two-way I/O filter 11 is connected to the transmission lines 1 , 2 via a connector 12 .
  • Connecting terminals A 1 , A 2 are provided for connecting the I/O filter 11 to the transmission lines 1 , 2 and connecting terminals B 1 , B 2 arranged as opposed to the connecting terminals A 1 , A 2 .
  • a transmission signal is individually supplied to the connecting terminals B 1 , B 2 via a non-inverting amplifier circuit 13 and an inverting amplifier circuit 14 .
  • bias circuits 17 , 18 are connected to the connecting terminals B 1 , B 2 of the filter 11 via AC coupling circuits 15 , 16 which comprise a resistor and capacitor, respectively.
  • Each of the signals provided by the bias circuits 17 , 18 serves as a reception signal via a comparator 19 .
  • the signal Upon outputting the transmission signal, the signal is amplified by the non-inverting amplifier circuit 13 and amplified in an inverting manner by the inverting amplifier circuit 14 as well.
  • Transmission signals opposite in phase to each other are supplied to the filter 11 from the non-inverting amplifier circuit 13 and the inverting amplifier circuit 14 .
  • the filter 11 serves as a low-pass filter to allow the transmission signals to pass individually therethrough.
  • An output transmission signal from the non-inverting amplifier circuit 13 passes through the filter 11 and is thereafter supplied to the transmission line 2 as an information signal.
  • An output transmission signal from the inverting amplifier circuit 14 passes through the filter 11 and is thereafter supplied to the transmission line 1 as an information signal.
  • the information signals opposite in phase to each other and transmitted through each of the transmission lines 1 , 2 are supplied to the filter 11 .
  • the filter 11 acts as a low-pass filter on each of. these information signals to output the signals to the AC coupling circuits 15 , 16 .
  • Each of the AC coupling circuits 15 , 16 extracts AC components of the information signals and supplies the components to the bias circuits 17 , 18 , respectively.
  • the bias circuit 17 applies a bias voltage to the information signal A to obtain a biased signal BIASA
  • the bias circuit 18 applies a bias voltage to the information signal B to obtain a biased signal BIASB
  • the comparator 19 detects each of the output signals BIASA, BIASB from the bias circuits 17 , 18 as a reception signal RX 0 .
  • a fault detecting device for detecting a fault such as a break or a short circuit or the like on the transmission lines 1 , 2 comprises comparators 20 , 21 and mismatch detecting circuits 22 , 23 .
  • the comparator 20 compares the biased signal BIASA with a threshold value Vth. A high level output is obtained when the biased signal BIASA is equal to or less than the threshold value Vth, whereas a low level output is obtained when the biased signal BIASA is greater than the threshold value Vth.
  • the output is supplied to the mismatch detecting circuit 22 as an individual reception signal RX 1 .
  • the mismatch detecting circuit 22 reads, in phase with a sampling clock, each of the reception signals RX 0 , RX 1 of the comparators 19 , 20 .
  • the mismatch detecting circuit 22 provides a low level output when the levels of the read reception signals RX 0 , RX 1 coincide with each other. On the other hand, when the levels of the reception signals RX 0 , RX 1 do not coincide with each other, the mismatch detecting circuit 22 provides a high level output that shows that a fault has occurred on the transmission line 1 .
  • the comparator 21 compares the biased signal BIASB with the threshold value Vth. A low level output is obtained when the biased signal BIASB is equal to or less than the threshold value Vth, whereas a high level output is obtained when the biased signal BIASB is greater than the threshold value Vth.
  • the output is supplied to the mismatch detecting circuit 23 as an individual reception signal RX 2 .
  • the mismatch detecting circuit 23 reads, in phase with the sampling clock, each of the reception signals RX 0 , RX 2 of the comparators 19 , 21 .
  • the mismatch detecting circuit 23 provides a low level output when the levels of the read reception signals RX 0 , RX 2 coincide with each other.
  • the mismatch detecting circuit 23 provides a high level output that shows that a fault has occurred on the transmission line 2 .
  • the transmission/reception circuit 3 1 activates fault corrective functions such as generating an alarm or stopping transmission and/or reception operation.
  • transmission/reception circuits 3 2 - 3 n also have the same configuration and functions as those of the transmission/reception circuit 3 1 .
  • a device that detects a fault on a transmission line based on signal levels are disclosed in Japanese Patent Laid-Open Publications No. Hei 5-147479 and No.Hei 5-75629.
  • the device judges immediately that a fault has occurred in the transmission line 1 or 2 . Accordingly, even a disturbance such as a noise that would never exert an adverse effect on the transmission/reception operation of the system would cause the device to judge that a fault occurred in the transmission line 1 or 2 . This would cause the fault corrective functions to work unnecessarily.
  • an object of the present invention is to provide a fault-detecting device for a communication system that can judge correctly that a fault has occurred in two-wire transmission lines, which affects adversely with certainty the transmission/reception operation thereof.
  • a fault-detecting device of the present invention for a communication system using two-wire transmission lines for transmitting information signals opposite in phase to each other is characterized by comprising first comparator means for comparing magnitudes between levels of information signals inputted through each of the two-wire transmission lines to obtain a resulting value as a main reception signal; second comparator means for comparing magnitudes between a level of an information signal inputted through one of the two-wire transmission lines and a first threshold value to obtain a resulting value as a first individual reception signal; third comparator means for comparing magnitudes between a level of an information signal inputted through the other one of the two-wire transmission lines and a second threshold value to obtain a resulting value as a second individual reception signal; first mismatch detecting means for determining a mismatch between the main reception signal and the first individual reception signal at a predetermined timing and generating a first mismatch detection signal when the mismatch has occurred; first frequency determining means for generating a first fault detection signal indicating a fault in the one of the two-wire transmission lines in accord
  • a first mismatch detection signal is generated when a mismatch between the main reception signal and the first individual reception signal has occurred and determined at a predetermined timing. Then, a first fault detection signal that indicates the occurrence of a fault in the one transmission line is generated in accordance with the frequency of occurrence of the first mismatch detection signal.
  • a second mismatch detection signal is generated when a mismatch between the main reception signal and a second individual reception signal has occurred and determined at a predetermined timing since the main reception signal and the second individual reception signal have generally the same waveform when there is no fault on the other one of the two-wire transmission lines. Then, a second fault detection signal that indicates the occurrence of a fault in the other transmission line is generated in accordance with the frequency of occurrence of the second mismatch detection signal. Accordingly, even when a mismatch between the main reception signal and the first or second individual reception signal is once detected, a fault detection signal is not immediately generated. Therefore, this makes it possible to judge correctly that a fault that exerts an adverse effect with certainty on the transmission/reception operation has occurred in two-wire transmission lines.
  • the first frequency determining means comprise a first counter for counting the number of times of occurrence of the first mismatch detection signal and generating the first fault detection signal when the counted number has exceeded a predetermined count value.
  • the second frequency determining means comprise a second counter for counting the number of times of occurrence of the second mismatch detection signal and generating the second fault detection signal when the counted number has exceeded the predetermined count value.
  • the first frequency determining means comprise a first frequency-voltage converter for converting a frequency of occurrence of the first mismatch detection signal and fourth comparator means for generating the first fault detection signal when an output voltage of the first frequency-voltage converter has exceeded a predetermined voltage.
  • the second frequency determining means comprise a second frequency-voltage converter for converting a frequency of occurrence of the second mismatch detection signal and fifth comparator means for generating the second fault detection signal when an output voltage of the second frequency-voltage converter has exceeded the predetermined voltage.
  • FIG. 1 is a block diagram showing a prior art communication system.
  • FIGS. 2A to 2 F are views showing waveforms of transmitted signals in a prior art communication system.
  • FIG. 3 is a block diagram showing an embodiment according to the present invention.
  • FIGS. 4A to 4 G are views of waveforms showing the operation of the device of FIG. 3 .
  • FIGS. 5A to 5 G are views of waveforms showing the operation of the device of FIG. 3 .
  • FIG. 6 is a block diagram showing another embodiment according to the present invention.
  • FIG. 7 is a plot showing the frequency—voltage characteristic of an F/V converter.
  • FIG. 3 shows a communication system having fault-detecting devices according to the present invention, where the reference symbols that designate the same components as those of the prior art communication system shown in FIG. 1 remain the same.
  • the inverting amplifier circuit 14 and the AC coupling circuit 15 are connected to the connecting terminal B 1 that is provided as opposed to the connecting terminals A 1 , A 2 that connect the filter 11 to the transmission lines 1 , 2 .
  • the non-inverting amplifier circuit 13 and the AC coupling circuit 16 are connected to the connecting terminal B 2 .
  • a distributed terminal circuit 25 is further connected to the connecting terminals B 1 , B 2 .
  • the distributed terminal circuit 25 includes terminal resistors 26 , 27 .
  • the terminal resistor 26 is adapted to supply the positive potential Vcc to the connecting terminal B 1
  • the terminal resistor 27 is adapted to supply the ground potential Vg to the connecting terminal B 2 .
  • the two-wire transmission lines 1 , 2 are not directly connected with terminal resistors.
  • Lines L 1 , L 2 that lead from the AC coupling circuits 15 , 16 to the comparator 19 corresponding to first comparator means are connected with the bias circuits 17 , 18 and clipping circuits 28 , 29 as well.
  • the clipping circuit 28 limits the biased signal BIASA to the first clipping level CLIP 1 .
  • the clipping circuit 29 limits the biased signal BIASB to the second clipping level CLIP 2 .
  • the fault-detecting device includes the comparators 20 , 21 and mismatch detecting circuits 22 , 23 as well as counters 31 , 32 .
  • the comparators 20 , 21 correspond to second and third comparator means
  • the mismatch detecting circuits 22 , 23 correspond to first and second mismatch detecting means, respectively.
  • the counter 31 is connected to the output of the mismatch detecting circuit 22 to count the number of the high level outputs from the mismatch detecting circuit 22 and then generate a first fault detection signal when a predetermined count value has been reached.
  • the counter 32 is connected to the output of the mismatch detecting circuit 23 to count the number of the high level outputs from the mismatch detecting circuit 23 and then generate a second fault detection signal when a predetermined count value has been reached.
  • the signal upon outputting the transmission signal, the signal is amplified by the non-inverting amplifier circuit 13 and amplified in an inverting manner by the inverting amplifier circuit 14 as well.
  • Transmission signals opposite in the phase to each other are supplied to the filter 11 from the non-inverting amplifier circuit 13 and the inverting amplifier circuit 14 .
  • the filter 11 serves as a low-pass filter to allow the transmission signals to pass individually therethrough.
  • An output transmission signal from the non-inverting amplifier circuit 13 passes through the filter 11 and is thereafter supplied to the transmission line 2 as an information signal.
  • An output transmission signal from the inverting amplifier circuit 14 passes through the filter 11 and is thereafter supplied to the transmission line 1 as an information signal.
  • the information signals transmitted through each of the transmission lines 1 , 2 are supplied to the filter 11 .
  • the filter 11 acts as a low-pass filter on each of these information signals to output the signals to the AC coupling circuits 15 , 16 .
  • Each of the AC coupling circuits 15 , 16 extracts AC components of the information signals and supplies the components to the bias circuits 17 , 18 , respectively.
  • the bias circuit 17 applies a bias voltage to the information signal A to obtain the biased signal BIASA
  • the bias circuit 18 applies a bias voltage to the information signal B to obtain the biased signal BIASB.
  • the clipping circuit 28 limits the biased signal BIASA to the first clipping level CLIP 1 .
  • the clipping circuit 29 limits the biased signal BIASB to the second clipping level CLIP 2 .
  • Such biased signals BIASA, BIASB are supplied to the comparator 19 , and then the comparator 19 detects the signals as the reception signal (main reception signal) RX 0 in the same manner as in the prior art system.
  • the comparator 20 compares the biased signal BIASA with a threshold value Vth. A high level output is obtained when the biased signal BIASA is equal to or less than the threshold value Vth, whereas a low level output is obtained when the biased signal BIASA is greater than the threshold value Vth.
  • the output is supplied to the mismatch detecting circuit 22 as an individual reception signal RX 1 .
  • the threshold values Vth of the comparators 20 , 21 are the same to each other in this embodiment, however, the values may be different.
  • the mismatch detecting circuit 22 reads, in phase with a sampling clock, each of the reception signals RX 0 , RX 1 of the comparators 19 , 20 .
  • the mismatch detecting circuit 22 provides a low level output when the levels of the read reception signals RX 0 , RX 1 coincide with each other.
  • the mismatch detecting circuit 22 provides a high level output that shows abnormality.
  • the sampling clock is generated in accordance with the reception signal RX 0 . For example, the sampling clock is generated after a delay of a predetermined time from the rising edge of the reception signal RX 0 .
  • the predetermined time is shorter than the time from the rising edge to the falling edge of the reception signal RX 0 .
  • the counter 31 counts the rising edge of the high level outputs from the mismatch detecting circuit 22 .
  • a predetermined count value for example, 5
  • the counter 31 generates a fault detection signal to indicate that a fault has occurred on the transmission line 1 .
  • the comparator 21 compares the biased signal BIASB with the threshold value Vth. A low level output is obtained when the biased signal BIASB is equal to or less than the threshold value Vth, whereas a high level output is obtained when the biased signal BIASB is greater than the threshold value Vth.
  • the output is supplied to the mismatch detecting circuit 23 as an individual reception signal RX 2 .
  • the mismatch detecting circuit 23 reads, in phase with the sampling clock, each of the reception signals RX 0 , RX 2 of the comparators 19 , 21 .
  • the mismatch detecting circuit 23 provides a low level output when the levels of the read reception signals RX 0 , RX 2 coincide with each other. On the other hand, when the levels of the reception signals RX 0 , RX 2 do not coincide with each other, the mismatch detecting circuit 23 provides a high level output that shows abnormality.
  • the counter 32 counts the rising edge of the high level outputs from the mismatch detecting circuit 23 .
  • a predetermined count value for example, 5
  • the counter 32 generates a fault detection signal to indicate that a fault has occurred on the transmission line 2 .
  • the comparator 20 provides a low level signal or the reception signal RX 1 as shown in FIG. 5 B. If the transmission line 2 works properly then, the comparators 19 , 20 detect the reception signals RX 0 , RX 2 as shown in FIGS. 5A-5C. Since the reception signal RX 0 and the reception signal RX 1 do not coincide with each other in waveform, the mismatch detecting circuit 22 generates a high level output as shown in FIG. 5D when the inconsistency occurs or the reception signal RX 0 is at a high level.
  • the output level of the mismatch detecting circuit 23 is sustained at a low level as shown in FIG. 5 E.
  • the counter 31 counts the high level pulses of the mismatch detecting circuit 22 and the count value is increased every high level pulse as shown in FIG. 5 F.
  • a high-level fault detection signal is generated as shown in FIG. 5 G.
  • the counters 31 , 32 are adapted to be reset when no high level signals are supplied thereto from the mismatch detecting circuits 22 , 23 for a predetermined time.
  • FIG. 6 shows another embodiment of the present invention.
  • the communication system shown in FIG. 6 is provided with F/V converters 33 , 34 in place of the counters 31 , 32 of FIG. 3 and comparators 35 , 36 .
  • the F/V converter 33 is connected to the output of the mismatch detecting circuit 22 .
  • the F/V converter 33 When high level pulses are generated one after another from the mismatch detecting circuit 22 , the F/V converter 33 generates a voltage corresponding to the frequency of generation of the pulses.
  • the comparator 35 compares the output voltage of the F/V converter 33 with a predetermined voltage Vref (corresponding to a predetermined value) and generates a fault detection signal when the output voltage of the F/V converter 33 has exceeded the predetermined voltage Vref.
  • the F/V converter 34 is connected to the output of the mismatch detecting circuit 23 .
  • the F/V converter 34 When high level pulses are generated one after another from the mismatch detecting circuit 23 , the F/V converter 34 generates a voltage corresponding to the frequency of generation of the pulses.
  • the comparator 36 compares the output voltage of the F/V converter 34 with the predetermined voltage Vref and generates a fault detection signal when the output voltage of the F/V converter 34 has exceeded the predetermined voltage Vref.
  • the mismatch detecting circuit 22 generates high level pulses as shown in FIG. 5D when a break or a short circuit has occurred on the transmission line 1 and the reception signals RX 0 , RX 1 do not coincide with each other as shown in FIGS. 5A and 5B.
  • the output voltage of the F/V converter 33 increases in accordance with the frequency of generation of the high level pulses.
  • the relation between the input frequency and the output voltage of the F/V converter 33 is as shown in FIG. 7 .
  • the comparator 35 generates a fault detection signal when the frequency of generation of high level pulses has increased to cause the output voltage of the F/V converter 33 to exceed the predetermined voltage Vref.
  • the F/V converter 34 and the comparator 36 operate in the same way as in the case of the transmission line 1 to detect a fault in the transmission line 2 .
  • a first mismatch detection signal is generated when a mismatch between the main reception signal and the first individual reception signal has occurred and determined at a predetermined timing. Then, a first fault detection signal that indicates the occurrence of a fault in the one transmission line is generated in accordance with the frequency of occurrence of the first mismatch detection signal.
  • a second mismatch detection signal is generated when a mismatch between the main reception signal and a second individual reception signal has occurred and determined at a predetermined timing since the main reception signal and the second individual reception signal have generally the same waveform when there is no fault on the other one of the two-wire transmission lines. Then, a second fault detection signal that indicates the occurrence of a fault in the other transmission line is generated in accordance with the frequency of occurrence of the second mismatch detection signal. Accordingly, even when a mismatch between the main reception signal and the first or second individual reception signal is once detected due to a disturbance noise, a fault detection signal is not immediately generated. Therefore, this makes it possible to judge correctly that a fault that exerts an adverse effect with certainty on the transmission/reception operation has occurred in two-wire transmission lines.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)
  • Dc Digital Transmission (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)

Abstract

A fault-detecting device used in a communication system and capable of judging correctly that a fault exerting an adverse effect with certainty on the transmission/reception operation has occurred in two-wire transmission lines. The fault-detecting device compares magnitudes between levels of information signals inputted through each of the two-wire transmission lines to obtain a resulting value as a main reception signal; compares magnitudes between a level of information signals inputted through each of the two-wire transmission lines and a first or second threshold value to obtain a resulting value as a first or second individual reception signal; determines a mismatch between the main reception signal and the first individual reception signal at a predetermined timing and generating a first mismatch detection signal when the mismatch has occurred; generates a first fault detection signal indicating a fault in the one of the two-wire transmission lines in accordance with a frequency of occurrence of the first mismatch detection signal; determines a mismatch between the main reception signal and the second individual reception signal at the predetermined timing and generating a second mismatch detection signal when the mismatch has occurred; and generates a second fault detection signal indicating a fault in the other one of the two-wire transmission lines in accordance with a frequency of occurrence of the second mismatch detection signal.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a communication system that comprises a plurality of nodes connected in common to two-wire transmission lines and more particularly to a fault-detecting device for detecting a fault such as a break, a short circuit, and the like of transmission lines.
2. Detailed Description of the Related Art
As shown in FIG. 1, in a prior art communication system, two-wire transmission lines 1, 2 are connected with transmission/reception circuits 3 1-3 n at a plurality of nodes. All the transmission/reception circuits 3 1-3 n comprise the same components. Positive potential Vcc (for example, 5 V) is supplied to one end of the transmission line 1 via a terminal resistor 4 and positive potential Vcc is supplied to the other end via a terminal resistor 5 in the same way. Ground potential Vg (for example, 0V) is supplied to one end of the transmission line 2 via a terminal resistor 6 and ground potential Vg is supplied to the other end via a terminal resistor 7 in the same way.
In the transmission/reception circuit 3 1, a two-way I/O filter 11 is connected to the transmission lines 1, 2 via a connector 12. Connecting terminals A1, A2 are provided for connecting the I/O filter 11 to the transmission lines 1, 2 and connecting terminals B1, B2 arranged as opposed to the connecting terminals A1, A2. A transmission signal is individually supplied to the connecting terminals B1, B2 via a non-inverting amplifier circuit 13 and an inverting amplifier circuit 14. In addition, bias circuits 17, 18 are connected to the connecting terminals B1, B2 of the filter 11 via AC coupling circuits 15, 16 which comprise a resistor and capacitor, respectively. Each of the signals provided by the bias circuits 17, 18 serves as a reception signal via a comparator 19.
Upon outputting the transmission signal, the signal is amplified by the non-inverting amplifier circuit 13 and amplified in an inverting manner by the inverting amplifier circuit 14 as well. Transmission signals opposite in phase to each other are supplied to the filter 11 from the non-inverting amplifier circuit 13 and the inverting amplifier circuit 14. The filter 11 serves as a low-pass filter to allow the transmission signals to pass individually therethrough. An output transmission signal from the non-inverting amplifier circuit 13 passes through the filter 11 and is thereafter supplied to the transmission line 2 as an information signal. An output transmission signal from the inverting amplifier circuit 14 passes through the filter 11 and is thereafter supplied to the transmission line 1 as an information signal.
On the other hand, the information signals, opposite in phase to each other and transmitted through each of the transmission lines 1, 2 are supplied to the filter 11. The filter 11 acts as a low-pass filter on each of. these information signals to output the signals to the AC coupling circuits 15, 16. Each of the AC coupling circuits 15, 16 extracts AC components of the information signals and supplies the components to the bias circuits 17, 18, respectively.
For example, as shown in FIG. 2A, consider the case where a signal A transmitted through the transmission line 1 and a signal B transmitted through the transmission line 2 vary as opposed in phase to each other. As shown in FIG. 2B, the bias circuit 17 applies a bias voltage to the information signal A to obtain a biased signal BIASA, while the bias circuit 18 applies a bias voltage to the information signal B to obtain a biased signal BIASB. As shown in FIG. 2C, the comparator 19 detects each of the output signals BIASA, BIASB from the bias circuits 17, 18 as a reception signal RX0.
When a break has occurred in the transmission line 1, only signal B is transmitted in the transmission line 2. Accordingly, as shown in FIG. 2D, the biased signal BIASA remains constant, whereas the biased signal BIASB, transmitted through the transmission line 2, to which a bias voltage has been applied changes like the signal B. The comparator 19 compares the constant biased signal BIASA and the biased signal BIASB to obtain a reception signal as shown in FIG. 2E. This holds true even when the transmission line 1 is grounded or when the transmission line 2 is broken or grounded.
Incidentally, no reception signals could be detected without the bias circuits 17, 18 when a break occurs in the transmission line 1 since the signals A, B to be inputted into the comparator 19 would have the waveforms shown in FIG. 2F.
A fault detecting device for detecting a fault such as a break or a short circuit or the like on the transmission lines 1, 2 comprises comparators 20, 21 and mismatch detecting circuits 22, 23. The comparator 20 compares the biased signal BIASA with a threshold value Vth. A high level output is obtained when the biased signal BIASA is equal to or less than the threshold value Vth, whereas a low level output is obtained when the biased signal BIASA is greater than the threshold value Vth. The output is supplied to the mismatch detecting circuit 22 as an individual reception signal RX1. The mismatch detecting circuit 22 reads, in phase with a sampling clock, each of the reception signals RX0, RX1 of the comparators 19, 20. The mismatch detecting circuit 22 provides a low level output when the levels of the read reception signals RX0, RX1 coincide with each other. On the other hand, when the levels of the reception signals RX0, RX1 do not coincide with each other, the mismatch detecting circuit 22 provides a high level output that shows that a fault has occurred on the transmission line 1.
Likewise, the comparator 21 compares the biased signal BIASB with the threshold value Vth. A low level output is obtained when the biased signal BIASB is equal to or less than the threshold value Vth, whereas a high level output is obtained when the biased signal BIASB is greater than the threshold value Vth. The output is supplied to the mismatch detecting circuit 23 as an individual reception signal RX2. The mismatch detecting circuit 23 reads, in phase with the sampling clock, each of the reception signals RX0, RX2 of the comparators 19, 21. The mismatch detecting circuit 23 provides a low level output when the levels of the read reception signals RX0, RX2 coincide with each other. On the other hand, when the levels of the reception signals RX0, RX2 do not coincide with each other, the mismatch detecting circuit 23 provides a high level output that shows that a fault has occurred on the transmission line 2.
In response to the high-level output showing a fault, for example, the transmission/reception circuit 3 1 activates fault corrective functions such as generating an alarm or stopping transmission and/or reception operation.
Other transmission/reception circuits 3 2-3 n also have the same configuration and functions as those of the transmission/reception circuit 3 1. Incidentally, a device that detects a fault on a transmission line based on signal levels are disclosed in Japanese Patent Laid-Open Publications No. Hei 5-147479 and No.Hei 5-75629.
However, once it is detected that the level of the signal transmitted through the transmission line 1 or 2 is abnormal in such prior art fault-detecting device of a communication system, the device judges immediately that a fault has occurred in the transmission line 1 or 2. Accordingly, even a disturbance such as a noise that would never exert an adverse effect on the transmission/reception operation of the system would cause the device to judge that a fault occurred in the transmission line 1 or 2. This would cause the fault corrective functions to work unnecessarily.
OBJECTS AND SUMMARY OF THE INVENTION
In view of the aforementioned circumstances, an object of the present invention is to provide a fault-detecting device for a communication system that can judge correctly that a fault has occurred in two-wire transmission lines, which affects adversely with certainty the transmission/reception operation thereof.
A fault-detecting device of the present invention for a communication system using two-wire transmission lines for transmitting information signals opposite in phase to each other is characterized by comprising first comparator means for comparing magnitudes between levels of information signals inputted through each of the two-wire transmission lines to obtain a resulting value as a main reception signal; second comparator means for comparing magnitudes between a level of an information signal inputted through one of the two-wire transmission lines and a first threshold value to obtain a resulting value as a first individual reception signal; third comparator means for comparing magnitudes between a level of an information signal inputted through the other one of the two-wire transmission lines and a second threshold value to obtain a resulting value as a second individual reception signal; first mismatch detecting means for determining a mismatch between the main reception signal and the first individual reception signal at a predetermined timing and generating a first mismatch detection signal when the mismatch has occurred; first frequency determining means for generating a first fault detection signal indicating a fault in the one of the two-wire transmission lines in accordance with a frequency of occurrence of the first mismatch detection signal; second mismatch detecting means for determining a mismatch between the main reception signal and the second individual reception signal at the predetermined timing and generating a second mismatch detection signal when the mismatch has occurred; and second frequency determining means for generating a second fault detection signal indicating a fault in the other one of the two-wire transmission lines in accordance with a frequency of occurrence of the second mismatch detection signal.
According to such fault-detecting device of the present invention, since a main reception signal and a first individual reception signal have generally the same waveform when there is no fault on one of the transmission lines, a first mismatch detection signal is generated when a mismatch between the main reception signal and the first individual reception signal has occurred and determined at a predetermined timing. Then, a first fault detection signal that indicates the occurrence of a fault in the one transmission line is generated in accordance with the frequency of occurrence of the first mismatch detection signal. On the other hand, a second mismatch detection signal is generated when a mismatch between the main reception signal and a second individual reception signal has occurred and determined at a predetermined timing since the main reception signal and the second individual reception signal have generally the same waveform when there is no fault on the other one of the two-wire transmission lines. Then, a second fault detection signal that indicates the occurrence of a fault in the other transmission line is generated in accordance with the frequency of occurrence of the second mismatch detection signal. Accordingly, even when a mismatch between the main reception signal and the first or second individual reception signal is once detected, a fault detection signal is not immediately generated. Therefore, this makes it possible to judge correctly that a fault that exerts an adverse effect with certainty on the transmission/reception operation has occurred in two-wire transmission lines.
The first frequency determining means comprise a first counter for counting the number of times of occurrence of the first mismatch detection signal and generating the first fault detection signal when the counted number has exceeded a predetermined count value. On the other hand, the second frequency determining means comprise a second counter for counting the number of times of occurrence of the second mismatch detection signal and generating the second fault detection signal when the counted number has exceeded the predetermined count value.
Furthermore, the first frequency determining means comprise a first frequency-voltage converter for converting a frequency of occurrence of the first mismatch detection signal and fourth comparator means for generating the first fault detection signal when an output voltage of the first frequency-voltage converter has exceeded a predetermined voltage. On the other hand, the second frequency determining means comprise a second frequency-voltage converter for converting a frequency of occurrence of the second mismatch detection signal and fifth comparator means for generating the second fault detection signal when an output voltage of the second frequency-voltage converter has exceeded the predetermined voltage.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram showing a prior art communication system.
FIGS. 2A to 2F are views showing waveforms of transmitted signals in a prior art communication system.
FIG. 3 is a block diagram showing an embodiment according to the present invention.
FIGS. 4A to 4G are views of waveforms showing the operation of the device of FIG. 3.
FIGS. 5A to 5G are views of waveforms showing the operation of the device of FIG. 3.
FIG. 6 is a block diagram showing another embodiment according to the present invention.
FIG. 7 is a plot showing the frequency—voltage characteristic of an F/V converter.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Embodiments of the present invention will be explained below in detail with reference to the drawings.
FIG. 3 shows a communication system having fault-detecting devices according to the present invention, where the reference symbols that designate the same components as those of the prior art communication system shown in FIG. 1 remain the same.
In the transmission/reception circuit 3 1, the inverting amplifier circuit 14 and the AC coupling circuit 15 are connected to the connecting terminal B1 that is provided as opposed to the connecting terminals A1, A2 that connect the filter 11 to the transmission lines 1, 2. On the other hand, the non-inverting amplifier circuit 13 and the AC coupling circuit 16 are connected to the connecting terminal B2. This is the same configuration as the prior art system. In the communication system according to the present invention, a distributed terminal circuit 25 is further connected to the connecting terminals B1, B2. The distributed terminal circuit 25 includes terminal resistors 26, 27. The terminal resistor 26 is adapted to supply the positive potential Vcc to the connecting terminal B1, while the terminal resistor 27 is adapted to supply the ground potential Vg to the connecting terminal B2. Incidentally, the two-wire transmission lines 1, 2 are not directly connected with terminal resistors.
Lines L1, L2 that lead from the AC coupling circuits 15, 16 to the comparator 19 corresponding to first comparator means are connected with the bias circuits 17, 18 and clipping circuits 28, 29 as well. When the biased signal BIASA of the line L1 is less than a first clipping level CLIP1, the clipping circuit 28 limits the biased signal BIASA to the first clipping level CLIP1. On the other hand, when the biased signal BIASB of the line L2 is greater than a second clipping level CLIP2, the clipping circuit 29 limits the biased signal BIASB to the second clipping level CLIP2.
The fault-detecting device includes the comparators 20, 21 and mismatch detecting circuits 22, 23 as well as counters 31, 32. The comparators 20, 21 correspond to second and third comparator means, the mismatch detecting circuits 22, 23 correspond to first and second mismatch detecting means, respectively. The counter 31 is connected to the output of the mismatch detecting circuit 22 to count the number of the high level outputs from the mismatch detecting circuit 22 and then generate a first fault detection signal when a predetermined count value has been reached. The counter 32 is connected to the output of the mismatch detecting circuit 23 to count the number of the high level outputs from the mismatch detecting circuit 23 and then generate a second fault detection signal when a predetermined count value has been reached.
Other configuration of the system is the same as that of the prior art communication system shown in FIG. 1. Moreover, the transmission/reception circuits 3 2-3 n have the same configuration as that of the transmission/reception circuits 3 1.
In the communication system configured as described above, upon outputting the transmission signal, the signal is amplified by the non-inverting amplifier circuit 13 and amplified in an inverting manner by the inverting amplifier circuit 14 as well. Transmission signals opposite in the phase to each other are supplied to the filter 11 from the non-inverting amplifier circuit 13 and the inverting amplifier circuit 14. The filter 11 serves as a low-pass filter to allow the transmission signals to pass individually therethrough. An output transmission signal from the non-inverting amplifier circuit 13 passes through the filter 11 and is thereafter supplied to the transmission line 2 as an information signal. An output transmission signal from the inverting amplifier circuit 14 passes through the filter 11 and is thereafter supplied to the transmission line 1 as an information signal.
On the other hand, the information signals transmitted through each of the transmission lines 1, 2 are supplied to the filter 11. The filter 11 acts as a low-pass filter on each of these information signals to output the signals to the AC coupling circuits 15, 16. Each of the AC coupling circuits 15, 16 extracts AC components of the information signals and supplies the components to the bias circuits 17, 18, respectively. As shown in FIG. 2B the bias circuit 17 applies a bias voltage to the information signal A to obtain the biased signal BIASA, while the bias circuit 18 applies a bias voltage to the information signal B to obtain the biased signal BIASB.
When the biased signal BIASA of the line L1 is less than the first clipping level CLIP1, the clipping circuit 28 limits the biased signal BIASA to the first clipping level CLIP1. On the other hand, when the biased signal BIASB of the line L2 is greater than the second clipping level CLIP2, the clipping circuit 29 limits the biased signal BIASB to the second clipping level CLIP2.
Such biased signals BIASA, BIASB are supplied to the comparator 19, and then the comparator 19 detects the signals as the reception signal (main reception signal) RX0 in the same manner as in the prior art system. The comparator 20 compares the biased signal BIASA with a threshold value Vth. A high level output is obtained when the biased signal BIASA is equal to or less than the threshold value Vth, whereas a low level output is obtained when the biased signal BIASA is greater than the threshold value Vth. The output is supplied to the mismatch detecting circuit 22 as an individual reception signal RX1. Incidentally, the threshold values Vth of the comparators 20, 21 are the same to each other in this embodiment, however, the values may be different.
The mismatch detecting circuit 22 reads, in phase with a sampling clock, each of the reception signals RX0, RX1 of the comparators 19, 20. The mismatch detecting circuit 22 provides a low level output when the levels of the read reception signals RX0, RX1 coincide with each other. On the other hand, when the levels of the reception signals RX0, RX1 do not coincide with each other, the mismatch detecting circuit 22 provides a high level output that shows abnormality. The sampling clock is generated in accordance with the reception signal RX0. For example, the sampling clock is generated after a delay of a predetermined time from the rising edge of the reception signal RX0. The predetermined time is shorter than the time from the rising edge to the falling edge of the reception signal RX0.
The counter 31 counts the rising edge of the high level outputs from the mismatch detecting circuit 22. When a predetermined count value has been reached (for example, 5), the counter 31 generates a fault detection signal to indicate that a fault has occurred on the transmission line 1.
Likewise, the comparator 21 compares the biased signal BIASB with the threshold value Vth. A low level output is obtained when the biased signal BIASB is equal to or less than the threshold value Vth, whereas a high level output is obtained when the biased signal BIASB is greater than the threshold value Vth. The output is supplied to the mismatch detecting circuit 23 as an individual reception signal RX2. The mismatch detecting circuit 23 reads, in phase with the sampling clock, each of the reception signals RX0, RX2 of the comparators 19, 21. The mismatch detecting circuit 23 provides a low level output when the levels of the read reception signals RX0, RX2 coincide with each other. On the other hand, when the levels of the reception signals RX0, RX2 do not coincide with each other, the mismatch detecting circuit 23 provides a high level output that shows abnormality.
The counter 32 counts the rising edge of the high level outputs from the mismatch detecting circuit 23. When a predetermined count value has been reached (for example, 5), the counter 32 generates a fault detection signal to indicate that a fault has occurred on the transmission line 2.
Now, consider the case where there is no fault on the transmission lines 1, 2 and the reception signals RX0, RX1, RX2, having generally the same waveform as shown in FIGS. 4A-4C, are detected normally. In this case, each of the output levels of the mismatch detecting circuits 22, 23 are kept at a low level. Accordingly, the count of the counters 31, 32 remains the same as the initial value (0) as shown in FIGS. 4F and 4G.
However, when a break or a short circuit has occurred on the transmission line 1 to make the biased signal BIASA greater than the threshold value Vth, the comparator 20 provides a low level signal or the reception signal RX1 as shown in FIG. 5B. If the transmission line 2 works properly then, the comparators 19, 20 detect the reception signals RX0, RX2 as shown in FIGS. 5A-5C. Since the reception signal RX0 and the reception signal RX1 do not coincide with each other in waveform, the mismatch detecting circuit 22 generates a high level output as shown in FIG. 5D when the inconsistency occurs or the reception signal RX0 is at a high level. Since the reception signal RX0 and the reception signal RX2 coincide with each other in waveform, the output level of the mismatch detecting circuit 23 is sustained at a low level as shown in FIG. 5E. The counter 31 counts the high level pulses of the mismatch detecting circuit 22 and the count value is increased every high level pulse as shown in FIG. 5F. When the predetermined count value of the counter 31 has been exceeded, a high-level fault detection signal is generated as shown in FIG. 5G.
Incidentally, the counters 31, 32 are adapted to be reset when no high level signals are supplied thereto from the mismatch detecting circuits 22, 23 for a predetermined time.
FIG. 6 shows another embodiment of the present invention. The communication system shown in FIG. 6 is provided with F/ V converters 33, 34 in place of the counters 31, 32 of FIG. 3 and comparators 35, 36. The F/V converter 33 is connected to the output of the mismatch detecting circuit 22. When high level pulses are generated one after another from the mismatch detecting circuit 22, the F/V converter 33 generates a voltage corresponding to the frequency of generation of the pulses. The comparator 35 compares the output voltage of the F/V converter 33 with a predetermined voltage Vref (corresponding to a predetermined value) and generates a fault detection signal when the output voltage of the F/V converter 33 has exceeded the predetermined voltage Vref. Likewise, the F/V converter 34 is connected to the output of the mismatch detecting circuit 23. When high level pulses are generated one after another from the mismatch detecting circuit 23, the F/V converter 34 generates a voltage corresponding to the frequency of generation of the pulses. The comparator 36 compares the output voltage of the F/V converter 34 with the predetermined voltage Vref and generates a fault detection signal when the output voltage of the F/V converter 34 has exceeded the predetermined voltage Vref.
Now, consider the case where there is no fault on the transmission lines 1, 2 and the reception signals RX0, RX1, having generally the same waveform as shown in FIGS. 4A and 4B, are detected normally. In this case, the output level of the mismatch detecting circuit 22 is kept at a low level, so that the output voltage of the F/V converter 33 becomes 0V. On the other hand, the mismatch detecting circuit 22 generates high level pulses as shown in FIG. 5D when a break or a short circuit has occurred on the transmission line 1 and the reception signals RX0, RX1 do not coincide with each other as shown in FIGS. 5A and 5B. Accordingly, the output voltage of the F/V converter 33 increases in accordance with the frequency of generation of the high level pulses. The relation between the input frequency and the output voltage of the F/V converter 33 is as shown in FIG. 7. The comparator 35 generates a fault detection signal when the frequency of generation of high level pulses has increased to cause the output voltage of the F/V converter 33 to exceed the predetermined voltage Vref. The F/V converter 34 and the comparator 36 operate in the same way as in the case of the transmission line 1 to detect a fault in the transmission line 2.
As described above, according to the present invention, since a main reception signal and a first individual reception signal have generally the same waveform when there is no fault on one of two-wire transmission lines, a first mismatch detection signal is generated when a mismatch between the main reception signal and the first individual reception signal has occurred and determined at a predetermined timing. Then, a first fault detection signal that indicates the occurrence of a fault in the one transmission line is generated in accordance with the frequency of occurrence of the first mismatch detection signal. On the other hand, a second mismatch detection signal is generated when a mismatch between the main reception signal and a second individual reception signal has occurred and determined at a predetermined timing since the main reception signal and the second individual reception signal have generally the same waveform when there is no fault on the other one of the two-wire transmission lines. Then, a second fault detection signal that indicates the occurrence of a fault in the other transmission line is generated in accordance with the frequency of occurrence of the second mismatch detection signal. Accordingly, even when a mismatch between the main reception signal and the first or second individual reception signal is once detected due to a disturbance noise, a fault detection signal is not immediately generated. Therefore, this makes it possible to judge correctly that a fault that exerts an adverse effect with certainty on the transmission/reception operation has occurred in two-wire transmission lines.

Claims (3)

What is claimed is:
1. A fault-detecting device for a communication system using two-wire transmission lines for transmitting information signals opposite in phase to each other, comprising:
first comparator means for comparing magnitudes between levels of information signals inputted through each of said two-wire transmission lines to obtain a resulting value as a main reception signal,
second comparator means for comparing magnitudes between a level of an information signal inputted through one of said two-wire transmission lines and a first threshold value to obtain a resulting value as a first individual reception signal,
third comparator means for comparing magnitudes between a level of an information signal inputted through the other one of said two-wire transmission lines and a second threshold value to obtain a resulting value as a second individual reception signal,
first mismatch detecting means for determining a mismatch between said main reception signal and said first individual reception signal at a predetermined timing and generating a first mismatch detection signal when the mismatch has occurred,
first frequency determining means responsive to the first mismatch detection signal for generating a first fault detection signal indicating a fault in the one of said two-wire transmission lines in accordance with a frequency of occurrence of said first mismatch detection signal,
second mismatch detecting means for determining a mismatch between said main reception signal and said second individual reception signal at said predetermined timing and generating a second mismatch detection signal when the mismatch has occurred, and
second frequency determining means responsive to the second mismatch detection signal for generating a second fault detection signal indicating a fault in the other one of said two-wire transmission lines in accordance with a frequency of occurrence of said second mismatch detection signal.
2. The fault-detecting device according to claim 1, wherein
said first frequency determining means comprise a first counter for counting the number of times of occurrence of said first mismatch detection signal and generating said first fault detection signal when the counted number has exceeded a predetermined count value, and
said second frequency determining means comprise a second counter for counting the number of times of occurrence of said second mismatch detection signal and generating said second fault detection signal when the counted number has exceeded said predetermined count value.
3. The fault-detecting device according to claim 1, wherein
said first frequency determining means comprise a first frequency-voltage converter for converting a frequency of occurrence of said first mismatch detection signal and fourth comparator means for generating said first fault detection signal when an output voltage of said first frequency-voltage converter has exceeded a predetermined voltage, and
said second frequency determining means comprise a second frequency-voltage converter for converting a frequency of occurrence of said second mismatch detection signal and fifth comparator means for generating said second fault detection signal when an output voltage of said second frequency-voltage converter has exceeded said predetermined voltage.
US09/624,845 1999-04-02 2000-07-25 Fault-detecting device for communication system Expired - Fee Related US6538865B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP9667299A JP3325851B2 (en) 1999-04-02 1999-04-02 Communication system failure detection device
US09/624,845 US6538865B1 (en) 1999-04-02 2000-07-25 Fault-detecting device for communication system
DE10037489A DE10037489B4 (en) 1999-04-02 2000-08-01 Error detection device for a communication system

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP9667299A JP3325851B2 (en) 1999-04-02 1999-04-02 Communication system failure detection device
US09/624,845 US6538865B1 (en) 1999-04-02 2000-07-25 Fault-detecting device for communication system
DE10037489A DE10037489B4 (en) 1999-04-02 2000-08-01 Error detection device for a communication system

Publications (1)

Publication Number Publication Date
US6538865B1 true US6538865B1 (en) 2003-03-25

Family

ID=27213983

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/624,845 Expired - Fee Related US6538865B1 (en) 1999-04-02 2000-07-25 Fault-detecting device for communication system

Country Status (3)

Country Link
US (1) US6538865B1 (en)
JP (1) JP3325851B2 (en)
DE (1) DE10037489B4 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040088631A1 (en) * 2002-08-15 2004-05-06 Jurgen Blank Method and device for signaling a transmission fault on a data line
US20060208758A1 (en) * 2003-04-01 2006-09-21 Marr Kenneth W Method and system for detecting a mode of operation of an integrated circuit, and a memory device including same
US20080074153A1 (en) * 2006-09-25 2008-03-27 Fujitsu Limited Line fault detection circuit
US20090074102A1 (en) * 2007-09-17 2009-03-19 Oxford J Craig Method and apparatus for wired signal transmission
US20100085228A1 (en) * 2006-10-13 2010-04-08 Shiho Muraki Semiconductor device having ae modulator, and semiconductor system
JP2016165080A (en) * 2015-03-06 2016-09-08 富士通株式会社 Receiver, determination method, and determination program

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5387170B2 (en) * 2009-06-29 2014-01-15 株式会社デンソー Disconnection abnormality detection device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5268907A (en) * 1991-02-26 1993-12-07 Nippondenso Co., Ltd. Communication apparatus with fault tolerance
US5295132A (en) * 1991-08-27 1994-03-15 The Furukawa Electric Co., Ltd. Multiplex transmission apparatus with transmission line fault detection
US5781585A (en) * 1994-04-11 1998-07-14 Daimler Benz Aktiengesellschaft Arrangement for monitoring a two-wire bus line
US6034995A (en) * 1995-06-08 2000-03-07 U.S. Philips Corporation System for the transmission of data via a differential bus
US6115831A (en) * 1996-03-26 2000-09-05 Daimlerchrysler Ag Integrated circuit for coupling a microcontrolled control apparatus to a two-wire bus
US6249127B1 (en) * 1997-06-23 2001-06-19 Daimlerchrysler Ag Method and circuit for checking lead defects in a two-wire bus system

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2627036B1 (en) * 1988-02-10 1990-07-27 Peugeot INTERFACE FOR CONNECTING AN INFORMATION RECEPTION PART OF A STATION IN A DIFFERENTIAL INFORMATION TRANSMISSION SYSTEM, BY TWO TRANSMISSION WIRES, PARTICULARLY IN A MOTOR VEHICLE
DE4307794C2 (en) * 1993-03-12 1995-02-16 Daimler Benz Ag Device for monitoring symmetrical two-wire bus lines and bus interfaces
DE19826388B4 (en) * 1998-06-12 2007-01-11 Sgs-Thomson Microelectronics Gmbh Error processing circuit for a receiving station of a data transmission system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5268907A (en) * 1991-02-26 1993-12-07 Nippondenso Co., Ltd. Communication apparatus with fault tolerance
US5295132A (en) * 1991-08-27 1994-03-15 The Furukawa Electric Co., Ltd. Multiplex transmission apparatus with transmission line fault detection
US5781585A (en) * 1994-04-11 1998-07-14 Daimler Benz Aktiengesellschaft Arrangement for monitoring a two-wire bus line
US6034995A (en) * 1995-06-08 2000-03-07 U.S. Philips Corporation System for the transmission of data via a differential bus
US6115831A (en) * 1996-03-26 2000-09-05 Daimlerchrysler Ag Integrated circuit for coupling a microcontrolled control apparatus to a two-wire bus
US6249127B1 (en) * 1997-06-23 2001-06-19 Daimlerchrysler Ag Method and circuit for checking lead defects in a two-wire bus system

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040088631A1 (en) * 2002-08-15 2004-05-06 Jurgen Blank Method and device for signaling a transmission fault on a data line
US7137061B2 (en) 2002-08-15 2006-11-14 Infineon Technologies Ag Method and device for signaling a transmission fault on a data line
US20060208758A1 (en) * 2003-04-01 2006-09-21 Marr Kenneth W Method and system for detecting a mode of operation of an integrated circuit, and a memory device including same
US20070164778A1 (en) * 2003-04-01 2007-07-19 Micron Technology, Inc. Method and system for detecting a mode of operation of an integrated circuit, and a memory device including same
US20080074153A1 (en) * 2006-09-25 2008-03-27 Fujitsu Limited Line fault detection circuit
US20100085228A1 (en) * 2006-10-13 2010-04-08 Shiho Muraki Semiconductor device having ae modulator, and semiconductor system
US7868803B2 (en) 2006-10-13 2011-01-11 Panasonic Corporation Semiconductor device having ΔΣ modulator, and semiconductor system
US20090074102A1 (en) * 2007-09-17 2009-03-19 Oxford J Craig Method and apparatus for wired signal transmission
US8948273B2 (en) * 2007-09-17 2015-02-03 J. Craig Oxford Method and apparatus for wired signal transmission
JP2016165080A (en) * 2015-03-06 2016-09-08 富士通株式会社 Receiver, determination method, and determination program

Also Published As

Publication number Publication date
JP3325851B2 (en) 2002-09-17
DE10037489B4 (en) 2007-02-22
JP2000295141A (en) 2000-10-20
DE10037489A1 (en) 2002-02-14

Similar Documents

Publication Publication Date Title
US11469788B2 (en) PS15 base current sampling in synchronous mode
US3991379A (en) Logic level decoding circuit
US4234954A (en) On-line bit error rate estimator
US6538865B1 (en) Fault-detecting device for communication system
US5483639A (en) Device for detecting transmission errors in balanced two-wire bus lines and two-bus interfaces
US6137287A (en) Physical parameter sensor having a self-testing circuit which recognizes an abnormal sensor state
EP0667533A2 (en) Loss-of-signal detector
EP3657187B1 (en) Fault detection in a low voltage differential signaling (lvds) system
JP3598976B2 (en) Power supply noise sensor
CA2045360C (en) Signal detecting device
US7928742B2 (en) Digital measurement transmitter with current signal
US7281151B2 (en) Method of stopping data communication of a communication apparatus based on a detection of a power supply voltage drop
US7298130B2 (en) Signal detector
EP0271179B1 (en) Daisy chain collision detection circuit
US20050047499A1 (en) System and method for measuring the response time of a differential signal pair squelch detection circuit
JP3036991B2 (en) Balanced transmission line disconnection detection circuit
KR0167938B1 (en) Communicated state sensing circuit of data network
KR100406968B1 (en) The apparatus for detecting the line errors of RS-449
JPH06326566A (en) Reception device for digital signal
US5608756A (en) Device for identifying traffic on a paired cable
CN112162141A (en) Current detection device and circuit detection method
JP3190811B2 (en) Receiving circuit of disaster prevention monitoring control panel
KR100915532B1 (en) Radiation monitoring system
JP2531446B2 (en) Clock monitoring circuit
CN113330686A (en) Transmission of values by means of pulse-width-modulated signals

Legal Events

Date Code Title Description
AS Assignment

Owner name: HONDA GIKEN KOGYO KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAGATANI, YUJI;IWAMOTO, KAZUYA;HASHIMOTO, HIROSHI;REEL/FRAME:011000/0381;SIGNING DATES FROM 20000705 TO 20000706

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20110325