US6238984B1 - Integrating high voltage and low voltage device with silicide block mask - Google Patents

Integrating high voltage and low voltage device with silicide block mask Download PDF

Info

Publication number
US6238984B1
US6238984B1 US09/565,783 US56578300A US6238984B1 US 6238984 B1 US6238984 B1 US 6238984B1 US 56578300 A US56578300 A US 56578300A US 6238984 B1 US6238984 B1 US 6238984B1
Authority
US
United States
Prior art keywords
mos device
voltage mos
high voltage
low voltage
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/565,783
Inventor
Sheng-Hsiung Yang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to US09/565,783 priority Critical patent/US6238984B1/en
Assigned to UNITED MICROELECTRONICS CORP. reassignment UNITED MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YANG, SHENG-HSIUNG
Application granted granted Critical
Publication of US6238984B1 publication Critical patent/US6238984B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/823443MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823418MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures

Definitions

  • the present invention generally relates to the field of the semiconductor device, and more particularly, to high voltage and low voltage devices.
  • silicide such as titanium silicide (TiSi 2 ) will be produced on the source/drain region of the devices.
  • TiSi 2 titanium silicide
  • the titanium silicide does not affect the low voltage device.
  • the higher electric resist resulting from titanium silicide will reduce the current of the device, and will spoil the device.
  • the high voltage device will not be affected, but the feature of low voltage logic device will be spoiled. And more particularly, in such process, we cannot use the prior cell library any more.
  • a method for integrating the process of high voltage and low voltage devices.
  • the process contains silicide processes of high voltage device, and maintains the function of high voltage device.
  • the process maintains the high current feature of low voltage device and keeps on using the prior cell library.
  • a cap oxide is formed after implanting the source and drain during the process.
  • a photoresist is formed to cover the cap oxide on a high voltage device. With the protection of the photoresist, the cap oxide on the high voltage device will not be removed at the next dry etching step.
  • the photoresist covering the cap oxide on high voltage device is thereafter removed.
  • a metal layer such as a titanium (Ti) layer is formed on high voltage and low voltage devices individually. Silicide region will be formed on the low voltage device but not on the high voltage device because of the isolation by the cap oxide layer. Finally, the unreacted metal is removed and an inter-layer dielectric layer is formed on the high voltage and the low voltage devices.
  • FIG. 1 is a cross-sectional view of a high voltage and low voltage device, wherein the left side indicates the high voltage device and the right side indicates the low voltage device;
  • FIG. 2 is a cross-sectional view illustrating the step of forming a cap oxide on the surfaces of high voltage metal oxide semiconductor device and low voltage metal oxide semiconductor device;
  • FIG. 3 is a cross-sectional view illustrating the step of forming a photoresist layer on a high voltage device
  • FIG. 4 is a cross-sectional view illustrating the step of removing cap oxide on low voltage device, and then removing photoresist on a high voltage device, and forming a titanium layer on the high voltage and the low voltage devices;
  • FIG. 5 is a cross-sectional view illustrating the step of removing the titanium layer on the high voltage and the low voltage device, and then forming an inter-layer dielectric on the high voltage and the low voltage device.
  • FIG. 1 shows a cross-sectional view of a low voltage NMOS 20 and a high voltage NMOS 28 .
  • the low voltage NMOS 20 11 , 12 , 13 indicate source, gate and drain of device individually, and they are formed on gate oxide 29 of device.
  • Reference numerals 21 , 22 , 23 indicate source, gate and drain of high voltage NMOS device 28 individually, and they are formed on gate oxide 30 of device.
  • the figure also shows a light doping N channel region 25 .
  • an anneal process is executed.
  • a cap oxide 16 is then formed which is about 500 ⁇ in thickness on the low voltage NMOS device 20 and on the high voltage NMOS device 28 .
  • a photoresist layer 27 is formed to cover the cap oxide 16 of the high voltage NMOS device 28 .
  • the cap oxide 16 of the low voltage NMOS device 20 is removed by dry etching.
  • Photoresist layer 27 on the high voltage NMOS device 28 is then removed. Consequently, forming a titanium layer which is about 2400 ⁇ in thickness on the low voltage NMOS device 20 and on the cap oxide 16 of high voltage NMOS device 28 .
  • FIG. 5 shows, after executing rapidly thermal process (RTP), unreacted titanium layer 17 on the low voltage NMOS device 20 and on the cap oxide 16 of high voltage NMOS device 28 is removed.
  • the titanium layer 17 does not react on the high voltage NMOS device 28 and thereof does not form a titanium silicide (TiSi 2 ) 18 on the high voltage NMOS device 28 .
  • the rapidly thermal process includes firstly heating the titanium layer 17 and then cleaning by RCA process, and secondly applying a heating treatment.
  • an inter-layer dielectric layer 19 on low voltage NMOS device 20 and on cap oxide 16 of high voltage NMOS device 28 is formed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

A method for forming a high voltage and low voltage device is disclosed. According to the process, by the protection of the photoresist, the cap oxide layer on a high voltage device will not be removed in the dry etching process, and with the isolaton of cap oxide layer, the metal layer will not react on high voltage device to produce metal silicide. Accordingly, the high voltage device will not be spoiled by the silicide. The method tolerates normal silicide process, and high current feature of low voltage logic device. In addition, the prior cell library is still suitable for this process.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to the field of the semiconductor device, and more particularly, to high voltage and low voltage devices.
2. Description of the Prior Art
Generally, there exists a trend in the field of ultra large scale integration to integrate different types of electric devices. We will suffer some issues while integrating these devices, and we have to solve these problems.
If we apply the conventional silicide process to the integration process of high voltage and low voltage devices, silicide such as titanium silicide (TiSi2) will be produced on the source/drain region of the devices. The titanium silicide does not affect the low voltage device. However, the higher electric resist resulting from titanium silicide will reduce the current of the device, and will spoil the device.
Besides, if we apply the polycide process to integrate the high voltage and low voltage devices, the high voltage device will not be affected, but the feature of low voltage logic device will be spoiled. And more particularly, in such process, we cannot use the prior cell library any more.
Consequently, it is an important issue to integrate high voltage and low voltage devices. It is important that, in the integration process, we keep using the cell library established before, and maintain the function of the high voltage device.
SUMMARY OF THE INVENTION
In accordance with the present invention, a method is provided for integrating the process of high voltage and low voltage devices. The process contains silicide processes of high voltage device, and maintains the function of high voltage device.
It is another object of this invention to integrate the process of high voltage and low voltage devices. The process maintains the high current feature of low voltage device and keeps on using the prior cell library.
In one embodiment, we provide a process of high voltage and low voltage devices. A cap oxide is formed after implanting the source and drain during the process. Then, a photoresist is formed to cover the cap oxide on a high voltage device. With the protection of the photoresist, the cap oxide on the high voltage device will not be removed at the next dry etching step. The photoresist covering the cap oxide on high voltage device is thereafter removed. After removing the photoresist, a metal layer such as a titanium (Ti) layer is formed on high voltage and low voltage devices individually. Silicide region will be formed on the low voltage device but not on the high voltage device because of the isolation by the cap oxide layer. Finally, the unreacted metal is removed and an inter-layer dielectric layer is formed on the high voltage and the low voltage devices.
According to the former statement, we can integrate a process of high voltage and low voltage devices. We can maintain the function of high voltage device and maintain the property of high current in the process. Besides, we can still apply the prior cell library in such a process.
BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:
FIG. 1 is a cross-sectional view of a high voltage and low voltage device, wherein the left side indicates the high voltage device and the right side indicates the low voltage device;
FIG. 2 is a cross-sectional view illustrating the step of forming a cap oxide on the surfaces of high voltage metal oxide semiconductor device and low voltage metal oxide semiconductor device;
FIG. 3 is a cross-sectional view illustrating the step of forming a photoresist layer on a high voltage device;
FIG. 4 is a cross-sectional view illustrating the step of removing cap oxide on low voltage device, and then removing photoresist on a high voltage device, and forming a titanium layer on the high voltage and the low voltage devices; and
FIG. 5 is a cross-sectional view illustrating the step of removing the titanium layer on the high voltage and the low voltage device, and then forming an inter-layer dielectric on the high voltage and the low voltage device.
DESCRIPTION OF THE PREFERRED EMBODIMENT
Some sample embodiments of the invention will now be described in greater detail. Nevertheless, it should be recognized that the present invention can be practiced in a wide range of other embodiments besides those explicitly described, and the scope of the present invention is expressly not limited except as specified in the accompanying claims.
FIG. 1 shows a cross-sectional view of a low voltage NMOS 20 and a high voltage NMOS 28. In the low voltage NMOS 20, 11, 12, 13 indicate source, gate and drain of device individually, and they are formed on gate oxide 29 of device. There is a N+ region 14 and a P type region 15 in the low voltage device. Reference numerals 21, 22, 23 indicate source, gate and drain of high voltage NMOS device 28 individually, and they are formed on gate oxide 30 of device. There is a N+region 24 and a P type region 26 in the high voltage device. Besides, the figure also shows a light doping N channel region 25.
As shown in FIG. 2, after implanting source/drain (11,13) of the low voltage NMOS device 20 and source/drain (21,23) of the high voltage NMOS device 28, an anneal process is executed. A cap oxide 16 is then formed which is about 500 Å in thickness on the low voltage NMOS device 20 and on the high voltage NMOS device 28.
As shown in FIG. 3, a photoresist layer 27 is formed to cover the cap oxide 16 of the high voltage NMOS device 28.
As shown in FIG. 4, the cap oxide 16 of the low voltage NMOS device 20 is removed by dry etching. Photoresist layer 27 on the high voltage NMOS device 28 is then removed. Consequently, forming a titanium layer which is about 2400 Å in thickness on the low voltage NMOS device 20 and on the cap oxide 16 of high voltage NMOS device 28.
Finally, as FIG. 5 shows, after executing rapidly thermal process (RTP), unreacted titanium layer 17 on the low voltage NMOS device 20 and on the cap oxide 16 of high voltage NMOS device 28 is removed. The titanium layer 17 does not react on the high voltage NMOS device 28 and thereof does not form a titanium silicide (TiSi2) 18 on the high voltage NMOS device 28. The rapidly thermal process includes firstly heating the titanium layer 17 and then cleaning by RCA process, and secondly applying a heating treatment. Finally, an inter-layer dielectric layer 19 on low voltage NMOS device 20 and on cap oxide 16 of high voltage NMOS device 28 is formed.
Although specific embodiments have been illustrated and described, it will be obvious to those skilled in the art that various modifications may be made without departing from what is intended to be limited solely by the appended claims.

Claims (17)

What is claimed is:
1. A method for integrating high voltage and low voltage device, wherein method comprises:
providing a substrate having a low voltage MOS device and a high voltage MOS device;
forming a source/drain region on said low voltage MOS device and said high voltage MOS device;
annealing said low voltage MOS device and said high voltage MOS device;
forming a cap oxide layer on said low voltage MOS device and said high voltage MOS device;
forming a photoresist layer to cover said cap oxide layer of said high voltage MOS device;
removing said cap oxide layer on said low voltage MOS device by using said photoresist layer as a mask;
removing said photoresist layer;
forming a metal layer on said cap oxide layer of said high voltage MOS device and on surface of said low voltage MOS device;
thermally treating said metal layer by rapidly thermal process, consequently forming a metal silicide layer on surface of said low voltage device; and
forming an inter-layer dielectric layer on said cap oxide layer of said high voltage MOS device and on surface of said low voltage MOS device.
2. The method of claim 1, wherein said low voltage MOS device is N type.
3. The method of claim 1, wherein said low voltage MOS device is P type.
4. The method of claim 1, wherein said high voltage MOS device is N type.
5. The method of claim 1, wherein said high voltage MOS device is P type.
6. The method of claim 1, wherein said cap oxide layer is forming on said low voltage MOS device.
7. The method of claim 6, wherein said cap oxide is about 500 Å in thickness.
8. The method of claim 1, wherein said cap oxide layer is formed on said high voltage MOS device.
9. The method of claim 8, wherein said cap oxide layer is about 500 Å in thickness.
10. The method of claim 1, wherein said metal layer is titanium layer.
11. The method of claim 10, wherein said titanium layer is abaout 2400 Å in thickness.
12. The method of claim 1, wherein said rapidly thermal process comprises: first rapidly heating to react said metal layer, cleaning with RCA to remove unreacted metal layer, second heating the reacted metal layer.
13. A method for integrating high voltage and low voltage device, wherein method comprises:
providing a said substrate having a said low voltage MOS device and a said high voltage MOS device;
forming a source/drain region on said low voltage MOS device and said high voltage MOS device individually;
annealing said low voltage MOS device and said high voltage MOS device;
forming a cap oxide layer on said low voltage MOS device and on said high voltage MOS device;
forming a photoresist layer to cover said cap oxide layer of said high voltage MOS device;
removing said cap oxide layer on said low voltage MOS device by using said photoresist layer as a mask;
removing said photo resistlayer;
forming a metal layer on said cap oxide of said high voltage MOS device and on surface of said low voltage MOS device;
thermally heating said metal layer by rapidly thermal process, consequently forming a metal silicide layer on surface of said low voltage device; and
forming an inter-layer dielectric layer on said cap oxide of said high voltage MOS device and on surface of said low voltage MOS device.
14. The method of claim 13, wherein said removing said cap oxide is using dry etching.
15. The method of claim 13, wherein said forming a photo resist layer is to protect said cap oxide of said high voltage MOS device from etching by dry etching process.
16. The method of claim 13, wherein said forming a said metal layer is to form a said titanium layer.
17. The method of claim 13, wherein said forming a said titanium layer on said low voltage MOS device will produce a titanium silicide layer in the thermal process.
US09/565,783 2000-05-05 2000-05-05 Integrating high voltage and low voltage device with silicide block mask Expired - Fee Related US6238984B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/565,783 US6238984B1 (en) 2000-05-05 2000-05-05 Integrating high voltage and low voltage device with silicide block mask

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/565,783 US6238984B1 (en) 2000-05-05 2000-05-05 Integrating high voltage and low voltage device with silicide block mask

Publications (1)

Publication Number Publication Date
US6238984B1 true US6238984B1 (en) 2001-05-29

Family

ID=24260066

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/565,783 Expired - Fee Related US6238984B1 (en) 2000-05-05 2000-05-05 Integrating high voltage and low voltage device with silicide block mask

Country Status (1)

Country Link
US (1) US6238984B1 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030160198A1 (en) * 2002-02-28 2003-08-28 Karsten Wieczorek Semiconductor device having different metal silicide portions and method for fabricating the semiconductor device
US20030162389A1 (en) * 2002-02-28 2003-08-28 Karsten Wieczorek Method of forming different silicide portions on different silicon- containing regions in a semiconductor device
WO2003075330A1 (en) * 2002-02-28 2003-09-12 Advanced Micro Devices, Inc. Method of forming different silicide portions on different silicon-containing regions in a semiconductor device
US20030186523A1 (en) * 2002-03-28 2003-10-02 Karsten Wieczorek Method for forming an improved metal silicide portion in a silicon-containing conductive region in an integrated circuit
US20040038435A1 (en) * 2002-07-31 2004-02-26 Karsten Wieczorek Method of forming a metal silicide gate in a standard MOS process sequence
US6815235B1 (en) 2002-11-25 2004-11-09 Advanced Micro Devices, Inc. Methods of controlling formation of metal silicide regions, and system for performing same
CN100359667C (en) * 2003-12-27 2008-01-02 上海华虹(集团)有限公司 Process for using different thickness of silicide at different area in chip circuit
US20080026515A1 (en) * 2006-07-26 2008-01-31 Texas Instruments Incorporated Silicide block isolated junction field effect transistor source, drain and gate
US20080042199A1 (en) * 2006-08-15 2008-02-21 Texas Instruments Incorporated Open source/drain junction field effect transistor
CN100389498C (en) * 2005-06-07 2008-05-21 中芯国际集成电路制造(上海)有限公司 Method for preparing complementary metal oxide image sensor-mixed silicide
CN108010915A (en) * 2017-12-06 2018-05-08 武汉新芯集成电路制造有限公司 Floating gate type flash memory SAB production methods and floating gate type flash memory structure

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5888869A (en) * 1996-06-27 1999-03-30 Hyundai Electronics Industries, Co., Ltd. Method of fabricating a flash memory device
EP0928030A1 (en) * 1997-12-31 1999-07-07 STMicroelectronics S.r.l. High voltage field-effect transistor and corresponding manufacturing method
US6110782A (en) * 1998-11-19 2000-08-29 Taiwan Semiconductor Manufacturing Company Method to combine high voltage device and salicide process

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5888869A (en) * 1996-06-27 1999-03-30 Hyundai Electronics Industries, Co., Ltd. Method of fabricating a flash memory device
EP0928030A1 (en) * 1997-12-31 1999-07-07 STMicroelectronics S.r.l. High voltage field-effect transistor and corresponding manufacturing method
US6110782A (en) * 1998-11-19 2000-08-29 Taiwan Semiconductor Manufacturing Company Method to combine high voltage device and salicide process

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7217657B2 (en) 2002-02-28 2007-05-15 Advanced Micro Devices, Inc. Semiconductor device having different metal silicide portions and method for fabricating the semiconductor device
US20030162389A1 (en) * 2002-02-28 2003-08-28 Karsten Wieczorek Method of forming different silicide portions on different silicon- containing regions in a semiconductor device
WO2003075330A1 (en) * 2002-02-28 2003-09-12 Advanced Micro Devices, Inc. Method of forming different silicide portions on different silicon-containing regions in a semiconductor device
US20030160198A1 (en) * 2002-02-28 2003-08-28 Karsten Wieczorek Semiconductor device having different metal silicide portions and method for fabricating the semiconductor device
CN100367465C (en) * 2002-02-28 2008-02-06 先进微装置公司 Method of forming different silicide portions on different silicon- containing regions in a semiconductor device
US7226859B2 (en) 2002-02-28 2007-06-05 Advanced Micro Devices, Inc. Method of forming different silicide portions on different silicon-containing regions in a semiconductor device
US20030186523A1 (en) * 2002-03-28 2003-10-02 Karsten Wieczorek Method for forming an improved metal silicide portion in a silicon-containing conductive region in an integrated circuit
US20040038435A1 (en) * 2002-07-31 2004-02-26 Karsten Wieczorek Method of forming a metal silicide gate in a standard MOS process sequence
US6821887B2 (en) 2002-07-31 2004-11-23 Advanced Micro Devices, Inc. Method of forming a metal silicide gate in a standard MOS process sequence
US6815235B1 (en) 2002-11-25 2004-11-09 Advanced Micro Devices, Inc. Methods of controlling formation of metal silicide regions, and system for performing same
CN100359667C (en) * 2003-12-27 2008-01-02 上海华虹(集团)有限公司 Process for using different thickness of silicide at different area in chip circuit
CN100389498C (en) * 2005-06-07 2008-05-21 中芯国际集成电路制造(上海)有限公司 Method for preparing complementary metal oxide image sensor-mixed silicide
US20080026515A1 (en) * 2006-07-26 2008-01-31 Texas Instruments Incorporated Silicide block isolated junction field effect transistor source, drain and gate
US7670890B2 (en) 2006-07-26 2010-03-02 Texas Instruments Deutschland Gmbh Silicide block isolated junction field effect transistor source, drain and gate
US20080042199A1 (en) * 2006-08-15 2008-02-21 Texas Instruments Incorporated Open source/drain junction field effect transistor
US7615425B2 (en) 2006-08-15 2009-11-10 Texas Instruments Incorporated Open source/drain junction field effect transistor
CN108010915A (en) * 2017-12-06 2018-05-08 武汉新芯集成电路制造有限公司 Floating gate type flash memory SAB production methods and floating gate type flash memory structure
CN108010915B (en) * 2017-12-06 2019-01-18 武汉新芯集成电路制造有限公司 Floating gate type flash memory SAB production method and floating gate type flash memory structure

Similar Documents

Publication Publication Date Title
US5744395A (en) Low resistance, self-aligned, titanium silicide structures, using a single rapid thermal anneal procedure
US6040606A (en) Integrated circuit structure with dual thickness cobalt silicide layers and method for its manufacture
US6277683B1 (en) Method of forming a sidewall spacer and a salicide blocking shape, using only one silicon nitride layer
US7118954B1 (en) High voltage metal-oxide-semiconductor transistor devices and method of making the same
US6204105B1 (en) Method for fabricating a polycide semiconductor device
US5834353A (en) Method of making deep sub-micron meter MOSFET with a high permitivity gate dielectric
US7042033B2 (en) ULSI MOS with high dielectric constant gate insulator
US5605854A (en) Integrated Ti-W polycide for deep submicron processing
US5573980A (en) Method of forming salicided self-aligned contact for SRAM cells
US6258648B1 (en) Selective salicide process by reformation of silicon nitride sidewall spacers
US6238984B1 (en) Integrating high voltage and low voltage device with silicide block mask
US6743669B1 (en) Method of reducing leakage using Si3N4 or SiON block dielectric films
US5911114A (en) Method of simultaneous formation of salicide and local interconnects in an integrated circuit structure
US6509264B1 (en) Method to form self-aligned silicide with reduced sheet resistance
US6630718B1 (en) Transistor gate and local interconnect
US5923988A (en) Two step thermal treatment procedure applied to polycide structures deposited using dichlorosilane as a reactant
US6468838B2 (en) Method for fabricating a MOS transistor of an embedded memory
US6040238A (en) Thermal annealing for preventing polycide void
US6509235B2 (en) Method for making an embedded memory MOS
US6235566B1 (en) Two-step silicidation process for fabricating a semiconductor device
US20050170596A1 (en) Semiconductor device and method for manufacturing the same
US6573192B1 (en) Dual thickness gate oxide fabrication method using plasma surface treatment
US6316311B1 (en) Method of forming borderless contact
US20030022489A1 (en) Method of fabricating high melting point metal wiring layer, method of fabricating semiconductor device and semiconductor device
US6387788B2 (en) Method for forming polycide gate electrode of metal oxide semiconductor field effect transistor

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YANG, SHENG-HSIUNG;REEL/FRAME:010782/0523

Effective date: 20000421

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20050529