US6208205B1 - Amplifier circuit and method for reducing noise therein - Google Patents

Amplifier circuit and method for reducing noise therein Download PDF

Info

Publication number
US6208205B1
US6208205B1 US09/351,168 US35116899A US6208205B1 US 6208205 B1 US6208205 B1 US 6208205B1 US 35116899 A US35116899 A US 35116899A US 6208205 B1 US6208205 B1 US 6208205B1
Authority
US
United States
Prior art keywords
coupled
output
input
amplifier circuit
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/351,168
Inventor
William E. Main
Danielle L. Coffing
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Xinguodu Tech Co Ltd
NXP BV
NXP USA Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to US09/351,168 priority Critical patent/US6208205B1/en
Assigned to MOTOROLA, INC. reassignment MOTOROLA, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: COFFING, DANIELLE L., MAIN, WILLIAM E.
Application granted granted Critical
Publication of US6208205B1 publication Critical patent/US6208205B1/en
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MOTOROLA, INC.
Assigned to CITIBANK, N.A. AS COLLATERAL AGENT reassignment CITIBANK, N.A. AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE ACQUISITION CORPORATION, FREESCALE ACQUISITION HOLDINGS CORP., FREESCALE HOLDINGS (BERMUDA) III, LTD., FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS COLLATERAL AGENT reassignment CITIBANK, N.A., AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Assignors: CITIBANK, N.A.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Assignors: CITIBANK, N.A.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SUPPLEMENT TO THE SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC. reassignment NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP USA, INC. reassignment NXP USA, INC. MERGER (SEE DOCUMENT FOR DETAILS). Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to NXP USA, INC. reassignment NXP USA, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Assignors: CITIBANK, N.A.
Assigned to SHENZHEN XINGUODU TECHNOLOGY CO., LTD. reassignment SHENZHEN XINGUODU TECHNOLOGY CO., LTD. CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Anticipated expiration legal-status Critical
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Assignors: CITIBANK, N.A.
Assigned to NXP B.V. reassignment NXP B.V. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC. reassignment NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45076Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/4508Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using bipolar transistors as the active amplifying circuit
    • H03F3/45085Long tailed pairs
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/56Modifications of input or output impedances, not otherwise provided for
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/189High-frequency amplifiers, e.g. radio frequency amplifiers
    • H03F3/19High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
    • H03F3/195High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits

Definitions

  • the present invention relates, in general, to amplifier circuits and, more particularly, to Intermediate Frequency (IF) amplifier circuits.
  • IF Intermediate Frequency
  • An amplifier is an element used in many communication circuit configurations. For example, amplifiers are used in mixers, filters, multipliers, and oscillators. An input signal is applied to an amplifier and amplified by the amplifier. Parameters that affect the performance of an amplifier are gain, noise, and power dissipation.
  • Intermediate Frequency (IF) amplifiers are used in receiver circuits for receiving modulated Radio Frequency (RF) signals in wireless communication applications such as cellular telephones or cordless telephones.
  • RF Radio Frequency
  • the received modulated RF signal is translated to an Intermediate Frequency (IF) signal for demodulation.
  • An IF amplifier amplifies the IF signal and provides the amplified IF signal to other components of the receiver circuit.
  • One prior art IF amplifier includes a voltage gain amplifier coupled between two ceramic filters. It is desirable to have an IF amplifier with low noise voltage, low power consumption, and a minimum number of external components. In addition, it is desirable for the input and output impedances of the IF amplifier to match the impedances of the ceramic filters.
  • a prior art IF amplifier includes separate source and load matching resistors for matching the impedances of the two ceramic filters. However, the separate source and load resistors increase the power dissipation of the IF amplifier.
  • an amplifier circuit for amplifying IF signals and method for reducing noise in the amplifier circuit It would be of further advantage for the amplifier circuit to have low power consumption and a minimum number of external components.
  • FIG. 1 is a schematic diagram of a prior art receiver circuit
  • FIG. 2 is a schematic diagram of a receiver circuit in accordance with an embodiment of the present invention.
  • FIG. 3 is a more detailed schematic diagram of the receiver circuit shown in FIG. 2 .
  • FIG. 1 is a schematic diagram of a portion of a prior art receiver circuit 10 .
  • Receiver circuit 10 includes decoupling capacitors 12 and 13 , filters 14 and 16 , and an Intermediate Frequency (IF) amplifier circuit 17 .
  • receiver circuit 10 has an input terminal 22 for receiving an IF signal labeled IF IN and an output terminal 24 for providing an amplified IF signal labeled IF OUT .
  • IF amplifier circuit 17 is an integrated circuit having four electrical connection terminals: ( 1 ) a decoupling pin 31 , ( 2 ) an input pin 32 , ( 3 ) a decoupling pin 33 , and ( 4 ) an output pin 34 .
  • Decoupling capacitor 12 has a first terminal coupled to decoupling pin 31 and a second terminal coupled to a power supply voltage such as, for example, ground potential.
  • Input terminal 22 is coupled to input pin 32 via filter 14 and output pin 34 is coupled to output terminal 24 via filter 16 .
  • Filters 14 and 16 are bandpass filters for eliminating noise components at frequencies outside the passband.
  • Decoupling capacitor 13 has a first terminal connected to decoupling pin 33 and a second terminal coupled to a power supply voltage such as, for example, ground potential.
  • IF amplifier circuit 17 includes three cascaded gain stages 41 , 42 , and 43 .
  • Gain stage 41 has a first input terminal connected to pin 31 , a second input terminal connected to input pin 32 , a first output terminal connected to a first input terminal of gain stage 42 , and a second output terminal connected to a second input terminal of gain stage 42 .
  • Gain stage 42 has a first output terminal connected to a first input terminal of gain stage 43 and a second output terminal connected to a second input terminal of gain stage 43 .
  • Gain stage 43 has a first output terminal coupled to the first input terminal of gain stage 41 via a feedback resistor 51 and a second output terminal connected to output pin 34 via a matching resistor 54 .
  • the second output terminal of gain stage 43 is coupled to pin 33 via a resistor 52 and coupled to the second input terminal of gain stage 41 via resistors 52 and 53 .
  • the resistance of matching resistor 53 is chosen so that the input impedance of IF amplifier circuit 17 at input pin 32 is matched to a source impedance provided by filter 14 .
  • filter 14 has a resistance that generates a source impedance at input pin 32 and the resistance value of matching resistor 53 is chosen so that the input impedance of IF amplifier circuit 17 at input pin 32 is substantially equal to the source impedance of filter 14 .
  • the resistance of matching resistor 53 is therefore substantially equal to the source resistance at input pin 32 , which is the resistance of filter 14 .
  • matching resistor 54 is chosen so that the output impedance of IF amplifier circuit 17 at output pin 34 is matched to a load impedance provided by filter 16 .
  • the resistance of matching resistor 54 is therefore substantially equal to the load resistance at output pin 34 , which is the resistance of filter 16 .
  • Matching resistor 54 is a passive device that dissipates energy, thereby increasing the power dissipation of IF amplifier circuit 17 .
  • signal IF IN is filtered by filter 14 for providing a filtered IF signal to IF amplifier circuit 17 at input pin 32 .
  • IF amplifier circuit 17 amplifies signal IF IN and provides amplified IF signal IF OUT at output terminal 24 .
  • Filter 14 eliminates noise components of signal IF IN at frequencies outside the passband.
  • Filter 16 eliminates noise components of the amplified IF signal provided at output pin 34 .
  • Gain stages 41 , 42 , and 43 are voltage gain stages that form a voltage gain amplifier having an input voltage signal V IN and an output voltage signal V O .
  • Signal V O has a Direct Current (DC) component and an Alternating Current (AC) component.
  • Resistor 52 and capacitor 13 form a low pass filter for eliminating or decoupling the AC component of signal V O so that only the DC component of signal V O is provided as a feedback signal to the second input terminal of gain stage 41 via resistors 52 and 53 .
  • a feedback path provided by resistors 52 and 53 includes shunt capacitance provided by decoupling capacitor 13 for eliminating the AC component of signal V O .
  • Capacitor 13 is also referred to as a shunt capacitor.
  • Capacitor 12 is a decoupling capacitor for eliminating the AC component of a bias signal provided to the first input terminal of gain stage 41 so that only the DC component of the bias signal is provided to the first input terminal of gain stage 41 .
  • FIG. 2 is a schematic diagram of a portion of a receiver circuit 60 in accordance with an embodiment of the present invention.
  • Receiver circuit 60 includes a decoupling capacitor 62 , filters 64 and 66 , and an IF amplifier circuit 67 .
  • receiver circuit 60 has an input terminal 72 for receiving an IF signal labeled IF IN and an output terminal 74 for providing an amplified IF signal labeled IF OUT .
  • IF amplifier circuit 67 is a transconductance amplifier that receives a voltage signal V IN and provides a current signal I O . Further, IF amplifier circuit 67 is an integrated circuit having three electrical connection terminals: (1) a decoupling pin 81 , (2) an input pin 82 , and (3) an output pin 84 . Input terminal 72 is coupled to input pin 82 via filter 64 and output pin 84 is coupled to output terminal 74 via filter 66 . Filters 64 and 66 are bandpass filters for eliminating noise components at frequencies outside the passband. By way of example, filters 64 and 66 are ceramic two-pole Chebyshev bandpass filters centered at approximately 10.7 megahertz (MHz) with a pass bandwidth of approximately 300 kilohertz (kHz). IF amplifier circuit 67 provides approximately 40 decibels (dB) of gain between input pin 82 and output pin 84 .
  • dB decibels
  • IF amplifier circuit 67 includes three cascaded gain stages 91 , 92 , and 93 and an output stage 94 .
  • Gain stages 91 , 92 , and 93 and output stage 94 form a multiple-stage amplifier 99 .
  • Gain stage 91 is a voltage gain stage having a first input terminal connected to decoupling pin 81 , a second input terminal connected to input pin 82 , a first output terminal connected to a first input terminal of gain stage 92 , and a second output terminal connected to a second input terminal of gain stage 92 .
  • Gain stage 92 is a voltage gain stage having a first output terminal connected to a first input terminal of gain stage 93 and a second output terminal connected to a second input terminal of gain stage 93 .
  • Gain stage 93 is a transconductance stage having a first output terminal coupled to the first input terminal of gain stage 91 via a bias feedback resistor 101 and a second output terminal connected to output pin 84 .
  • Output stage 94 is a current mirror circuit having a first terminal connected to the first output terminal of gain stage 93 and a second terminal connected to the second output terminal of gain stage 93 .
  • a 91 and A 92 are the signal voltage gains of gain stages 91 and 92 , respectively.
  • gm 93 is the transconductance of gain stage 93 .
  • IF amplifier circuit 67 is shown as having three cascaded gain stages, this is not a limitation of the present invention.
  • Gain stages 91 and 92 provide additional voltage gain and are optional depending on the design requirements for gain.
  • Gain stages 91 and 92 can be omitted, wherein the first input terminal of gain stage 93 is connected to a terminal of resistor 101 for receiving a bias signal and the second input terminal of gain stage 93 is connected to input pin 82 for receiving signal V IN .
  • IF amplifier circuit 67 can include more than three cascaded gain stages in order to increase the gain of IF amplifier circuit 67 .
  • IF amplifier circuit 67 further includes a feedback path 103 having a resistance for providing a feedback signal from the second output terminal of gain stage 93 to the second input terminal of gain stage 91 .
  • Feedback path 103 includes a single resistor 105 for altering the resistance of feedback path 103 .
  • the feedback path 103 is devoid of a decoupling capacitor so that the feedback signal provided to the second input terminal of gain stage 91 via feedback path 103 includes both a DC component and an AC component. Because the feedback signal includes an AC component, this reduces the noise gain of IF amplifier circuit 67 relative to the signal gain of IF amplifier circuit 67 .
  • the noise voltage at the output of IF amplifier circuit 67 is reduced compared to prior art IF amplifier circuit 17 , which provides a feedback signal having only a DC component.
  • resistor 105 The resistance of resistor 105 is chosen using the relationship shown in equation 2.
  • R 105 is the resistance value of resistor 105 .
  • R 64 and R 66 are the resistance values of filters 64 and 66 , respectively. Equation 2 shows that the resistance value of resistor 105 is a function of the transconductance of amplifier 99 and a function of the resistance values of filters 64 and 66 .
  • the input impedance of IF amplifier circuit 67 at input pin 82 is matched to the source impedance at input pin 82 by using equation 2 to select the resistance value of resistor 105 . It should be understood that the source impedance at input pin 82 is provided by filter 64 . In addition, the output impedance of IF amplifier circuit 67 at output pin 84 is matched to the load impedance at output pin 84 by using equation 2 to select the resistance value of resistor 105 . The output impedance at output pin 84 is provided by filter 66 .
  • matching the source and load impedances to the input and output impedances of IF amplifier circuit 67 maintains the bandpass characteristics of filters 64 and 66 .
  • the resistance value of resistor 105 is selected to be 33000 ohms using equation 2.
  • the resistance of resistor 105 is more than one order of magnitude greater than the resistance of filter 64 , which is the source resistance at input pin 82 .
  • the resistance of resistor 105 is more than one order of magnitude greater than the resistance of filter 66 , which is the load resistance at output pin 84 .
  • the resistance of resistor 105 is greater than the resistance of filter 64 and greater than the resistance of filter 66 using equation 2 to match the source impedance at input pin 82 to the input impedance of IF amplifier circuit 67 and to match the load impedance at output pin 84 to the output impedance of IF amplifier circuit 67 .
  • prior art IF amplifier circuit 17 includes a matching resistor 53 having a resistance value substantially equal to the source resistance at input pin 32 for matching the source impedance and input impedance.
  • IF amplifier circuit 17 includes a matching resistor 54 having a resistance value substantially equal to the load resistance at output pin 34 for matching the load impedance and output impedance.
  • IF amplifier circuit 67 uses a single resistor 105 having a resistance value greater than the resistances of filters 64 and 66 for matching the source impedance to the input impedance of IF amplifier circuit 67 and for matching the load impedance to the output impedance of IF amplifier circuit 67 .
  • IF amplifier circuit 67 is reduced compared to prior art IF amplifier circuit 17 (FIG. 1) by eliminating an output matching resistor (e.g., matching resistor 54 ) in the output stage of amplifier 99 .
  • output matching resistor e.g., matching resistor 54
  • Bias feedback resistor 101 provides a bias signal, labeled V BIAS , from the first output terminal of gain stage 93 to the first input terminal of gain stage 91 .
  • Capacitor 62 is a decoupling capacitor for eliminating the AC component of bias signal V BIAS so that only the DC component of bias signal V BIAS is provided to the first input terminal of gain stage 41 .
  • resistor 101 is shown as a feedback resistor for supplying a DC bias signal to the first input terminal of gain stage 91 , this is not a limitation of the present invention.
  • signal V BIAS can be provided to the first input terminal of gain stage 91 by coupling a first terminal of resistor 101 to a power supply terminal for receiving a power supply voltage, wherein a second terminal of resistor 101 is commonly connected to the first input terminal of gain stage 91 and to pin 81 .
  • FIG. 3 is a more detailed schematic diagram of receiver circuit 60 shown in FIG. 2 . It should be understood that the same reference numerals are used in the figures to denote the same elements.
  • gain stage 91 includes transistors 111 and 112 , resistors 113 and 114 , and a current source 116 .
  • transistors 111 and 112 are NPN bipolar transistors, each having a base, a collector, and an emitter. The base electrodes of transistors 111 and 112 serve as input terminals of gain stage 91 and the collector electrodes of transistors 111 and 112 serve as output terminals of gain stage 91 .
  • the base of transistor 111 is connected to input pin 82 , the emitter of transistor 111 is connected to the emitter of transistor 112 , and the collector of transistor 111 is coupled for receiving a power supply voltage V CC via resistor 113 .
  • the base of transistor 112 is connected to pin 81 and the collector of transistor 112 is coupled for receiving power supply voltage V CC via resistor 114 .
  • Current source 116 biases gain stage 91 .
  • Current source 116 has a first terminal commonly connected to the emitters of transistors 111 and 112 and a second terminal coupled for receiving a power supply voltage V SS .
  • Gain stage 92 includes NPN bipolar transistors 121 and 122 , resistors 123 and 124 , and a current source 126 .
  • the base electrodes of transistors 121 and 122 serve as input terminals of gain stage 92 and the collector electrodes of transistors 121 and 122 serve as output terminals of gain stage 92 .
  • the base of transistor 121 is connected to the collector of transistor 112 , the emitter of transistor 121 is connected to the emitter of transistor 122 , and the collector of transistor 121 is coupled for receiving power supply voltage V CC via resistor 123 .
  • the base of transistor 122 is connected to the collector of transistor 111 and the collector of transistor 122 is coupled for receiving power supply voltage V CC via resistor 124 .
  • Current source 126 biases gain stage 92 .
  • Current source 126 has a first terminal commonly connected to the emitters of transistors 121 and 122 and a second terminal coupled for receiving power supply voltage V SS .
  • Gain stage 93 includes NPN bipolar transistors 131 and 132 , and a current source 126 .
  • the base electrodes of transistors 131 and 132 serve as input terminals of gain stage 93 and the collector electrodes of transistors 131 and 132 serve as output terminals of gain stage 93 .
  • the base of transistor 131 is connected to the collector of transistor 121 , the emitter of transistor 131 is connected to the emitter of transistor 132 , and the collector of transistor 131 is coupled to the base of transistor 112 via resistor 101 .
  • the base of transistor 132 is connected to the collector of transistor 122 and the collector of transistor 132 is commonly connected to feedback path 103 and output pin 84 .
  • Current source 136 biases gain stage 93 .
  • Current source 136 has a first terminal commonly connected to the emitters of transistors 131 and 132 and a second terminal coupled for receiving power supply voltage V SS .
  • Output stage 94 is a current mirror circuit that includes PNP bipolar transistors 141 and 142 .
  • the base of transistor 141 is commonly connected to the base of transistor 142 , the collector of transistor 141 , and resistor 101 .
  • the emitter electrodes of transistors 141 and 142 are coupled for receiving power supply voltage V CC .
  • the collector electrode of transistor 142 is commonly connected to output pin 84 and to resistor 105 .
  • transistors 111 , 112 , 121 , 122 , 131 , 132 , 141 , and 142 are shown as bipolar transistors, this is not a limitation of the present invention.
  • transistors 111 , 112 , 121 , 122 , 131 , 132 , 141 , and 142 can be Metal Oxide Semiconductor (MOS) transistors.
  • MOS Metal Oxide Semiconductor
  • the base of a bipolar transistor is referred to as the control electrode and the collector and emitter electrodes of the bipolar transistor are referred to as conduction electrodes.
  • the gate electrode of a MOS transistor is also referred to as a control electrode and the drain and source electrodes of a MOS transistor are referred to as current carrying electrodes or conduction electrodes.
  • an IF transconductance amplifier circuit and method for reducing noise therein is provided.
  • An advantage of the IF amplifier circuit is that it consumes less power than prior art IF amplifier circuits.
  • the IF transconductance amplifier circuit provided uses less external components and eliminates one pin when compared to prior art IF amplifier circuits.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Amplifiers (AREA)

Abstract

A transconductance amplifier (67) includes a multiple-stage amplifier (99) for amplifying an Intermediate Frequency (IF) signal. The transconductance amplifier includes a feedback path (103) having a resistance (105) for providing a feedback signal from an output of the multiple-stage amplifier (99) to an input of the multiple-stage amplifier (99). The resistance (105) of the feedback path (103) is selected so that an input impedance of the transconductance amplifier is equal to a source impedance at an input terminal (82) of the transconductance amplifier (67) and an output impedance of the transconductance amplifier (67) is equal to a load impedance at an output terminal (84) of the transconductance amplifier (67).

Description

FIELD OF THE INVENTION
The present invention relates, in general, to amplifier circuits and, more particularly, to Intermediate Frequency (IF) amplifier circuits.
BACKGROUND OF THE INVENTION
An amplifier is an element used in many communication circuit configurations. For example, amplifiers are used in mixers, filters, multipliers, and oscillators. An input signal is applied to an amplifier and amplified by the amplifier. Parameters that affect the performance of an amplifier are gain, noise, and power dissipation.
Intermediate Frequency (IF) amplifiers are used in receiver circuits for receiving modulated Radio Frequency (RF) signals in wireless communication applications such as cellular telephones or cordless telephones. The received modulated RF signal is translated to an Intermediate Frequency (IF) signal for demodulation. An IF amplifier amplifies the IF signal and provides the amplified IF signal to other components of the receiver circuit.
One prior art IF amplifier includes a voltage gain amplifier coupled between two ceramic filters. It is desirable to have an IF amplifier with low noise voltage, low power consumption, and a minimum number of external components. In addition, it is desirable for the input and output impedances of the IF amplifier to match the impedances of the ceramic filters. A prior art IF amplifier includes separate source and load matching resistors for matching the impedances of the two ceramic filters. However, the separate source and load resistors increase the power dissipation of the IF amplifier.
Accordingly, it would be advantageous to have an amplifier circuit for amplifying IF signals and method for reducing noise in the amplifier circuit. It would be of further advantage for the amplifier circuit to have low power consumption and a minimum number of external components.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram of a prior art receiver circuit;
FIG. 2 is a schematic diagram of a receiver circuit in accordance with an embodiment of the present invention; and
FIG. 3 is a more detailed schematic diagram of the receiver circuit shown in FIG. 2.
DETAILED DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram of a portion of a prior art receiver circuit 10. Receiver circuit 10 includes decoupling capacitors 12 and 13, filters 14 and 16, and an Intermediate Frequency (IF) amplifier circuit 17. In addition, receiver circuit 10 has an input terminal 22 for receiving an IF signal labeled IFIN and an output terminal 24 for providing an amplified IF signal labeled IFOUT.
IF amplifier circuit 17 is an integrated circuit having four electrical connection terminals: (1) a decoupling pin 31, (2) an input pin 32, (3) a decoupling pin 33, and (4) an output pin 34. Decoupling capacitor 12 has a first terminal coupled to decoupling pin 31 and a second terminal coupled to a power supply voltage such as, for example, ground potential. Input terminal 22 is coupled to input pin 32 via filter 14 and output pin 34 is coupled to output terminal 24 via filter 16. Filters 14 and 16 are bandpass filters for eliminating noise components at frequencies outside the passband. Decoupling capacitor 13 has a first terminal connected to decoupling pin 33 and a second terminal coupled to a power supply voltage such as, for example, ground potential.
IF amplifier circuit 17 includes three cascaded gain stages 41, 42, and 43. Gain stage 41 has a first input terminal connected to pin 31, a second input terminal connected to input pin 32, a first output terminal connected to a first input terminal of gain stage 42, and a second output terminal connected to a second input terminal of gain stage 42. Gain stage 42 has a first output terminal connected to a first input terminal of gain stage 43 and a second output terminal connected to a second input terminal of gain stage 43. Gain stage 43 has a first output terminal coupled to the first input terminal of gain stage 41 via a feedback resistor 51 and a second output terminal connected to output pin 34 via a matching resistor 54. In addition, the second output terminal of gain stage 43 is coupled to pin 33 via a resistor 52 and coupled to the second input terminal of gain stage 41 via resistors 52 and 53.
The resistance of matching resistor 53 is chosen so that the input impedance of IF amplifier circuit 17 at input pin 32 is matched to a source impedance provided by filter 14. In other words, filter 14 has a resistance that generates a source impedance at input pin 32 and the resistance value of matching resistor 53 is chosen so that the input impedance of IF amplifier circuit 17 at input pin 32 is substantially equal to the source impedance of filter 14. The resistance of matching resistor 53 is therefore substantially equal to the source resistance at input pin 32, which is the resistance of filter 14.
The resistance of matching resistor 54 is chosen so that the output impedance of IF amplifier circuit 17 at output pin 34 is matched to a load impedance provided by filter 16. The resistance of matching resistor 54 is therefore substantially equal to the load resistance at output pin 34, which is the resistance of filter 16. Matching resistor 54 is a passive device that dissipates energy, thereby increasing the power dissipation of IF amplifier circuit 17.
In operation, signal IFIN is filtered by filter 14 for providing a filtered IF signal to IF amplifier circuit 17 at input pin 32. IF amplifier circuit 17 amplifies signal IFIN and provides amplified IF signal IFOUT at output terminal 24. Filter 14 eliminates noise components of signal IFIN at frequencies outside the passband. Filter 16 eliminates noise components of the amplified IF signal provided at output pin 34.
Gain stages 41, 42, and 43 are voltage gain stages that form a voltage gain amplifier having an input voltage signal VIN and an output voltage signal VO. Signal VO has a Direct Current (DC) component and an Alternating Current (AC) component. Resistor 52 and capacitor 13 form a low pass filter for eliminating or decoupling the AC component of signal VO so that only the DC component of signal VO is provided as a feedback signal to the second input terminal of gain stage 41 via resistors 52 and 53. In other words, a feedback path provided by resistors 52 and 53 includes shunt capacitance provided by decoupling capacitor 13 for eliminating the AC component of signal VO. Capacitor 13 is also referred to as a shunt capacitor.
Capacitor 12 is a decoupling capacitor for eliminating the AC component of a bias signal provided to the first input terminal of gain stage 41 so that only the DC component of the bias signal is provided to the first input terminal of gain stage 41.
FIG. 2 is a schematic diagram of a portion of a receiver circuit 60 in accordance with an embodiment of the present invention. Receiver circuit 60 includes a decoupling capacitor 62, filters 64 and 66, and an IF amplifier circuit 67. In addition, receiver circuit 60 has an input terminal 72 for receiving an IF signal labeled IFIN and an output terminal 74 for providing an amplified IF signal labeled IFOUT.
IF amplifier circuit 67 is a transconductance amplifier that receives a voltage signal VIN and provides a current signal IO. Further, IF amplifier circuit 67 is an integrated circuit having three electrical connection terminals: (1) a decoupling pin 81, (2) an input pin 82, and (3) an output pin 84. Input terminal 72 is coupled to input pin 82 via filter 64 and output pin 84 is coupled to output terminal 74 via filter 66. Filters 64 and 66 are bandpass filters for eliminating noise components at frequencies outside the passband. By way of example, filters 64 and 66 are ceramic two-pole Chebyshev bandpass filters centered at approximately 10.7 megahertz (MHz) with a pass bandwidth of approximately 300 kilohertz (kHz). IF amplifier circuit 67 provides approximately 40 decibels (dB) of gain between input pin 82 and output pin 84.
In this embodiment, IF amplifier circuit 67 includes three cascaded gain stages 91, 92, and 93 and an output stage 94. Gain stages 91, 92, and 93 and output stage 94 form a multiple-stage amplifier 99. Gain stage 91 is a voltage gain stage having a first input terminal connected to decoupling pin 81, a second input terminal connected to input pin 82, a first output terminal connected to a first input terminal of gain stage 92, and a second output terminal connected to a second input terminal of gain stage 92. Gain stage 92 is a voltage gain stage having a first output terminal connected to a first input terminal of gain stage 93 and a second output terminal connected to a second input terminal of gain stage 93. Gain stage 93 is a transconductance stage having a first output terminal coupled to the first input terminal of gain stage 91 via a bias feedback resistor 101 and a second output terminal connected to output pin 84. Output stage 94 is a current mirror circuit having a first terminal connected to the first output terminal of gain stage 93 and a second terminal connected to the second output terminal of gain stage 93.
The transconductance of multiple-stage amplifier 99 (gm99) is shown in equation 1.
gm99=A91*A92*gm93  (1)
A91 and A92 are the signal voltage gains of gain stages 91 and 92, respectively. gm93 is the transconductance of gain stage 93.
Although IF amplifier circuit 67 is shown as having three cascaded gain stages, this is not a limitation of the present invention. Gain stages 91 and 92 provide additional voltage gain and are optional depending on the design requirements for gain. Gain stages 91 and 92 can be omitted, wherein the first input terminal of gain stage 93 is connected to a terminal of resistor 101 for receiving a bias signal and the second input terminal of gain stage 93 is connected to input pin 82 for receiving signal VIN. Alternatively, IF amplifier circuit 67 can include more than three cascaded gain stages in order to increase the gain of IF amplifier circuit 67.
IF amplifier circuit 67 further includes a feedback path 103 having a resistance for providing a feedback signal from the second output terminal of gain stage 93 to the second input terminal of gain stage 91. Feedback path 103 includes a single resistor 105 for altering the resistance of feedback path 103. The feedback path 103 is devoid of a decoupling capacitor so that the feedback signal provided to the second input terminal of gain stage 91 via feedback path 103 includes both a DC component and an AC component. Because the feedback signal includes an AC component, this reduces the noise gain of IF amplifier circuit 67 relative to the signal gain of IF amplifier circuit 67. Thus, the noise voltage at the output of IF amplifier circuit 67 is reduced compared to prior art IF amplifier circuit 17, which provides a feedback signal having only a DC component.
The resistance of resistor 105 is chosen using the relationship shown in equation 2.
R105=gm99*R64*R66  (2)
R105 is the resistance value of resistor 105. R64 and R66 are the resistance values of filters 64 and 66, respectively. Equation 2 shows that the resistance value of resistor 105 is a function of the transconductance of amplifier 99 and a function of the resistance values of filters 64 and 66.
The input impedance of IF amplifier circuit 67 at input pin 82 is matched to the source impedance at input pin 82 by using equation 2 to select the resistance value of resistor 105. It should be understood that the source impedance at input pin 82 is provided by filter 64. In addition, the output impedance of IF amplifier circuit 67 at output pin 84 is matched to the load impedance at output pin 84 by using equation 2 to select the resistance value of resistor 105. The output impedance at output pin 84 is provided by filter 66.
Matching the source and load impedances to the input and output impedances of IF amplifier circuit 67, respectively, maximizes power transfer and increases operating efficiency of IF amplifier circuit 67. In addition, matching the source and load impedances to the input and output impedances of IF amplifier circuit 67, respectively, maintains the bandpass characteristics of filters 64 and 66.
By way of example, if the resistance of filter 64 is 330 ohms, and the product of the resistance of filter 66 and the transconductance of multiple-stage amplifier 99 (R66*gm99) is 100, then the resistance value of resistor 105 is selected to be 33000 ohms using equation 2. Thus, the resistance of resistor 105 is more than one order of magnitude greater than the resistance of filter 64, which is the source resistance at input pin 82. In addition, the resistance of resistor 105 is more than one order of magnitude greater than the resistance of filter 66, which is the load resistance at output pin 84. Therefore, the resistance of resistor 105 is greater than the resistance of filter 64 and greater than the resistance of filter 66 using equation 2 to match the source impedance at input pin 82 to the input impedance of IF amplifier circuit 67 and to match the load impedance at output pin 84 to the output impedance of IF amplifier circuit 67.
As discussed hereinbefore, prior art IF amplifier circuit 17 (FIG. 1) includes a matching resistor 53 having a resistance value substantially equal to the source resistance at input pin 32 for matching the source impedance and input impedance. In addition, IF amplifier circuit 17 includes a matching resistor 54 having a resistance value substantially equal to the load resistance at output pin 34 for matching the load impedance and output impedance. On the other hand, IF amplifier circuit 67 (FIG. 2) uses a single resistor 105 having a resistance value greater than the resistances of filters 64 and 66 for matching the source impedance to the input impedance of IF amplifier circuit 67 and for matching the load impedance to the output impedance of IF amplifier circuit 67.
It should be noted that the power dissipation of IF amplifier circuit 67 is reduced compared to prior art IF amplifier circuit 17 (FIG. 1) by eliminating an output matching resistor (e.g., matching resistor 54) in the output stage of amplifier 99.
Bias feedback resistor 101 provides a bias signal, labeled VBIAS, from the first output terminal of gain stage 93 to the first input terminal of gain stage 91. Capacitor 62 is a decoupling capacitor for eliminating the AC component of bias signal VBIAS so that only the DC component of bias signal VBIAS is provided to the first input terminal of gain stage 41. Although, resistor 101 is shown as a feedback resistor for supplying a DC bias signal to the first input terminal of gain stage 91, this is not a limitation of the present invention. Alternatively, signal VBIAS can be provided to the first input terminal of gain stage 91 by coupling a first terminal of resistor 101 to a power supply terminal for receiving a power supply voltage, wherein a second terminal of resistor 101 is commonly connected to the first input terminal of gain stage 91 and to pin 81.
FIG. 3 is a more detailed schematic diagram of receiver circuit 60 shown in FIG. 2. It should be understood that the same reference numerals are used in the figures to denote the same elements.
In the embodiment shown in FIG. 3, gain stage 91 includes transistors 111 and 112, resistors 113 and 114, and a current source 116. By way of example, transistors 111 and 112 are NPN bipolar transistors, each having a base, a collector, and an emitter. The base electrodes of transistors 111 and 112 serve as input terminals of gain stage 91 and the collector electrodes of transistors 111 and 112 serve as output terminals of gain stage 91.
The base of transistor 111 is connected to input pin 82, the emitter of transistor 111 is connected to the emitter of transistor 112, and the collector of transistor 111 is coupled for receiving a power supply voltage VCC via resistor 113. The base of transistor 112 is connected to pin 81 and the collector of transistor 112 is coupled for receiving power supply voltage VCC via resistor 114.
Current source 116 biases gain stage 91. Current source 116 has a first terminal commonly connected to the emitters of transistors 111 and 112 and a second terminal coupled for receiving a power supply voltage VSS.
Gain stage 92 includes NPN bipolar transistors 121 and 122, resistors 123 and 124, and a current source 126. The base electrodes of transistors 121 and 122 serve as input terminals of gain stage 92 and the collector electrodes of transistors 121 and 122 serve as output terminals of gain stage 92.
The base of transistor 121 is connected to the collector of transistor 112, the emitter of transistor 121 is connected to the emitter of transistor 122, and the collector of transistor 121 is coupled for receiving power supply voltage VCC via resistor 123. The base of transistor 122 is connected to the collector of transistor 111 and the collector of transistor 122 is coupled for receiving power supply voltage VCC via resistor 124.
Current source 126 biases gain stage 92. Current source 126 has a first terminal commonly connected to the emitters of transistors 121 and 122 and a second terminal coupled for receiving power supply voltage VSS.
Gain stage 93 includes NPN bipolar transistors 131 and 132, and a current source 126. The base electrodes of transistors 131 and 132 serve as input terminals of gain stage 93 and the collector electrodes of transistors 131 and 132 serve as output terminals of gain stage 93.
The base of transistor 131 is connected to the collector of transistor 121, the emitter of transistor 131 is connected to the emitter of transistor 132, and the collector of transistor 131 is coupled to the base of transistor 112 via resistor 101. The base of transistor 132 is connected to the collector of transistor 122 and the collector of transistor 132 is commonly connected to feedback path 103 and output pin 84.
Current source 136 biases gain stage 93. Current source 136 has a first terminal commonly connected to the emitters of transistors 131 and 132 and a second terminal coupled for receiving power supply voltage VSS.
Output stage 94 is a current mirror circuit that includes PNP bipolar transistors 141 and 142. The base of transistor 141 is commonly connected to the base of transistor 142, the collector of transistor 141, and resistor 101. The emitter electrodes of transistors 141 and 142 are coupled for receiving power supply voltage VCC. The collector electrode of transistor 142 is commonly connected to output pin 84 and to resistor 105.
Although transistors 111, 112, 121, 122, 131, 132, 141, and 142 are shown as bipolar transistors, this is not a limitation of the present invention. For example, transistors 111, 112, 121, 122, 131, 132, 141, and 142 can be Metal Oxide Semiconductor (MOS) transistors. It should be noted that the base of a bipolar transistor is referred to as the control electrode and the collector and emitter electrodes of the bipolar transistor are referred to as conduction electrodes. The gate electrode of a MOS transistor is also referred to as a control electrode and the drain and source electrodes of a MOS transistor are referred to as current carrying electrodes or conduction electrodes.
By now it should be appreciated that an IF transconductance amplifier circuit and method for reducing noise therein is provided. An advantage of the IF amplifier circuit is that it consumes less power than prior art IF amplifier circuits. Further, the IF transconductance amplifier circuit provided uses less external components and eliminates one pin when compared to prior art IF amplifier circuits.

Claims (19)

What is claimed is:
1. An amplifier circuit, comprising:
a transconductance amplifier having a transconductance, an input coupled to an input of the amplifier circuit, and an output coupled to an output of the amplifier circuit;
a feedback path having a resistance for providing a feedback signal from the output of the transconductance amplifier to the input of the transconductance amplifier;
wherein the resistance of the feedback path is a function of the transconductance of the transconductance amplifier; and
wherein the resistance of the feedback path is chosen so that an input impedance of the amplifier circuit is substantially equal to a source impedance at the input of the amplifier circuit and an output impedance of the amplifier circuit is substantially equal to a load impedance at the output of the amplifier circuit.
2. The amplifier circuit of claim 1, wherein the feedback path is devoid of a shunt capacitor so that the feedback signal includes an Alternating Current (AC) component for reducing noise in the amplifier circuit.
3. The amplifier circuit of claim 1, wherein the feedback path includes a single resistor coupled between the input of the transconductance amplifier and the output of the transconductance amplifier.
4. The amplifier circuit of claim 1, further comprising:
a first impedance coupled to the output of the amplifier circuit, wherein the first impedance provides the load impedance; and
a second impedance coupled to the input of the amplifier circuit, wherein the second impedance provides the source impedance.
5. The amplifier circuit of claim 4, wherein the first and second impedances are ceramic bandpass filters.
6. The amplifier circuit of claim 1, wherein the transconductance amplifier comprises a gain stage having an input coupled to the input of the amplifier circuit and an output commonly coupled to the output of the amplifier circuit and to the feedback path.
7. The amplifier circuit of claim 1, wherein the transconductance amplifier is a multiple-stage transconductance amplifier comprising:
a first gain stage having a first input coupled to the input of the amplifier circuit;
a second gain stage having a first input coupled to a first output of the first gain stage and a second input coupled to a second output of the first gain stage; and
a third gain stage having a first input coupled to a first output of the second gain stage, a second input coupled to a second output of the second gain stage, a first output commonly coupled to the output of the amplifier circuit and to the feedback path.
8. The amplifier circuit of claim 7, wherein the first gain stage comprises:
a first transistor having a control electrode coupled to the input of the amplifier circuit, a first conduction electrode coupled for receiving a first power supply voltage, and a second conduction electrode;
a second transistor having a control electrode, a first conduction electrode coupled for receiving the first power supply voltage, and a second conduction electrode coupled to the second conduction electrode of the first transistor; and
a first current source having a first terminal coupled to the second conduction electrode of the first transistor and a second terminal coupled for receiving a second power supply voltage.
9. The amplifier circuit of claim 8, wherein the second gain stage comprises:
a third transistor having a control electrode coupled to the first conduction electrode of the second transistor, a first conduction electrode coupled for receiving the first power supply voltage, and a second conduction electrode;
a fourth transistor having a control electrode coupled to the first conduction electrode of the first transistor, a first conduction electrode coupled for receiving the first power supply voltage, and a second conduction electrode coupled to the second conduction electrode of the third transistor; and
a second current source having a first terminal coupled to the second conduction electrode of the third transistor and a second terminal coupled for receiving the second power supply voltage.
10. The amplifier circuit of claim 9, wherein the third gain stage comprises:
a fifth transistor having a control electrode coupled to the first conduction electrode of the third transistor, a first conduction electrode coupled to the control electrode of the second transistor, and a second conduction electrode;
a sixth transistor having a control electrode coupled to the first conduction electrode of the fourth transistor, a first conduction electrode commonly coupled to the output of the amplifier circuit and to the feedback path, and a second conduction electrode coupled to the second conduction electrode of the fifth transistor; and
a third current source having a first terminal coupled to the second conduction electrode of the fifth transistor and a second terminal coupled for receiving the second power supply voltage.
11. The amplifier circuit of claim 10, wherein the transconductance amplifier further comprises a current mirror circuit, wherein the current mirror circuit comprises:
a seventh transistor having a control electrode, a first conduction electrode commonly coupled to the control electrode of the seventh transistor and the first conduction electrode of the fifth transistor, and a second conduction electrode coupled for receiving the first power supply voltage; and
an eighth transistor having a control electrode coupled to the control electrode of the seventh transistor, a first conduction electrode coupled to the first conduction electrode of the sixth transistor, and a second conduction electrode coupled for receiving the first power supply voltage.
12. The amplifier circuit of claim 7, further including a second feedback path having a resistance for providing a bias signal from a second output of the third gain stage to a second input of the first gain stage.
13. The amplifier circuit of claim 1, wherein the transconductance amplifier further includes a current mirror circuit coupled to the output of the amplifier circuit.
14. An integrated circuit, comprising:
a multiple-stage transconductance amplifier having a first input coupled for receiving a bias signal, a second input coupled to an input of the integrated circuit for receiving a voltage signal, and an output for providing a current signal to an output of the integrated circuit;
a feedback path for transmitting a feedback signal from the output of the multiple-stage transconductance amplifier to the second input of the multiple-stage transconductance amplifier;
wherein the feedback path is devoid of a decoupling capacitor so that the feedback signal includes an Alternating Current (AC) component for reducing noise in the integrated circuit; and
wherein the multiple-stage transconductance amplifier includes a current mirror circuit coupled to the output of the integrated circuit.
15. The integrated circuit of claim 14, wherein the feedback path has a resistance that is selected so that an input impedance of the integrated circuit is substantially equal to a source impedance at the input of the integrated circuit and an output impedance of the integrated circuit is substantially equal to a load impedance at the output of the integrated circuit.
16. The integrated circuit of claim 14, wherein the feedback path has a resistance that is more than one order of magnitude greater than a source resistance at the input of the integrated circuit.
17. The integrated circuit of claim 14, wherein the multiple-stage transconductance amplifier comprises:
a first gain stage having a first input coupled to the first input of the multiple-stage transconductance amplifier and a second input coupled to the input of the integrated circuit;
a second gain stage having a first input coupled to a first output of the first gain stage and a second input coupled to a second output of the first gain stage; and
a third gain stage having a first input coupled to a first output of the second gain stage, a second input coupled to a second output of the second gain stage, a first output coupled to the first input of the first gain stage, and a second output coupled to the output of the integrated circuit.
18. The integrated circuit of claim 17, wherein the current mirror circuit comprises:
a first transistor having a control electrode, a first conduction electrode commonly coupled to the control electrode of the first transistor and the first output of the third gain stage, and a second conduction electrode coupled for receiving a power supply voltage; and
a second transistor having a control electrode coupled to the control electrode of the first transistor, a first conduction electrode coupled to the second output of the third gain stage, and a second conduction electrode coupled for receiving the power supply voltage.
19. A method for reducing noise and power dissipation in a transconductance amplifier circuit, comprising the steps of:
providing a feedback path for transmitting a feedback signal from an output of the transconductance amplifier circuit to an input of the transconductance amplifier circuit, wherein the feedback signal has a Direct Current (DC) component and an Alternating Current (AC) component for reducing noise in the transconductance amplifier circuit; and
setting a resistance of the feedback path so that an input impedance of the transconductance amplifier circuit is substantially equal to a source impedance at the input of the transconductance amplifier circuit and an output impedance of the transconductance amplifier circuit is substantially equal to a load impedance at the output of the transconductance amplifier circuit.
US09/351,168 1999-07-12 1999-07-12 Amplifier circuit and method for reducing noise therein Expired - Lifetime US6208205B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/351,168 US6208205B1 (en) 1999-07-12 1999-07-12 Amplifier circuit and method for reducing noise therein

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/351,168 US6208205B1 (en) 1999-07-12 1999-07-12 Amplifier circuit and method for reducing noise therein

Publications (1)

Publication Number Publication Date
US6208205B1 true US6208205B1 (en) 2001-03-27

Family

ID=23379857

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/351,168 Expired - Lifetime US6208205B1 (en) 1999-07-12 1999-07-12 Amplifier circuit and method for reducing noise therein

Country Status (1)

Country Link
US (1) US6208205B1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6445250B1 (en) * 2000-05-12 2002-09-03 National Semiconductor Corporation Circuit topology for better supply immunity in a cascaded Gm/Gm amplifier
US20030107439A1 (en) * 2001-12-07 2003-06-12 Stmicroelectronics, Inc. Current amplifier
US20080087723A1 (en) * 2006-10-13 2008-04-17 Infineon Technologies Ag Circuit arrangement for wirelessly exchanging data and rfid chip card device
US8456215B2 (en) * 2011-09-25 2013-06-04 Realtek Semiconductor Corp. Limiting amplifier and method thereof
US20190097585A1 (en) * 2015-02-15 2019-03-28 Skyworks Solutions, Inc. Doherty power amplifier having high supply voltage

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4336502A (en) * 1978-12-28 1982-06-22 Nippon Gakki Seizo Kabushiki Kaisha Amplifier with input stage differential amplifying circuit
US5034700A (en) * 1989-03-19 1991-07-23 Siemens Aktiengesellschaft Integratable amplifier circuit
US5264805A (en) * 1991-08-13 1993-11-23 Matsushita Electric Industrial Co., Ltd. Amplifier for limiter
US5418492A (en) * 1993-10-01 1995-05-23 Industrial Technology Research Institute Fully differential non-op-amp-based positive feedback BJT biquad filter
US5489873A (en) * 1994-03-03 1996-02-06 Motorola, Inc. Active low-pass filter
US5631598A (en) * 1995-06-07 1997-05-20 Analog Devices, Inc. Frequency compensation for a low drop-out regulator

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4336502A (en) * 1978-12-28 1982-06-22 Nippon Gakki Seizo Kabushiki Kaisha Amplifier with input stage differential amplifying circuit
US5034700A (en) * 1989-03-19 1991-07-23 Siemens Aktiengesellschaft Integratable amplifier circuit
US5264805A (en) * 1991-08-13 1993-11-23 Matsushita Electric Industrial Co., Ltd. Amplifier for limiter
US5418492A (en) * 1993-10-01 1995-05-23 Industrial Technology Research Institute Fully differential non-op-amp-based positive feedback BJT biquad filter
US5489873A (en) * 1994-03-03 1996-02-06 Motorola, Inc. Active low-pass filter
US5631598A (en) * 1995-06-07 1997-05-20 Analog Devices, Inc. Frequency compensation for a low drop-out regulator

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Motorola Data Sheet, "Wideband FM IF Subsystem-MC13158", Motorola Analog IC Device Data, 1996, pp. 1-23.

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6445250B1 (en) * 2000-05-12 2002-09-03 National Semiconductor Corporation Circuit topology for better supply immunity in a cascaded Gm/Gm amplifier
US20030107439A1 (en) * 2001-12-07 2003-06-12 Stmicroelectronics, Inc. Current amplifier
US6885247B2 (en) * 2001-12-07 2005-04-26 Stmicroelectronics, Inc. Current amplifier
US20080087723A1 (en) * 2006-10-13 2008-04-17 Infineon Technologies Ag Circuit arrangement for wirelessly exchanging data and rfid chip card device
US7912430B2 (en) * 2006-10-13 2011-03-22 Infineon Technologies Ag Circuit arrangement for wirelessly exchanging data and RFID chip card device
US8456215B2 (en) * 2011-09-25 2013-06-04 Realtek Semiconductor Corp. Limiting amplifier and method thereof
US8717083B2 (en) 2011-09-25 2014-05-06 Realtek Semiconductor Corp. Limiting amplifier and method thereof
US20190097585A1 (en) * 2015-02-15 2019-03-28 Skyworks Solutions, Inc. Doherty power amplifier having high supply voltage
US10756677B2 (en) * 2015-02-15 2020-08-25 Skyworks Solutions, Inc. Doherty power amplifier having high supply voltage

Similar Documents

Publication Publication Date Title
US5995814A (en) Single-stage dual-band low-noise amplifier for use in a wireless communication system receiver
US6510309B1 (en) Intermediate frequency amplifier circuit for use in receive and transmit modes
US7266360B2 (en) Low noise amplifier for wireless communications
TWI225332B (en) Multi-band low noise amplifier
US6922108B2 (en) Active balun circuit for single-ended to differential RF signal conversion with enhanced common-mode rejection
US7839217B2 (en) High-frequency amplifier, high-frequency module, and mobile wireless apparatus using the same
TWI378638B (en) Amplifier, attenuating module and method for attenuating an rf signal
EP1312157B1 (en) A novel on-chip image reject filter
WO2002047251A2 (en) Low noise amplifier having bypass circuitry
EP0203475A2 (en) Integrated circuit RF amplifier module
Takahashi et al. 1.9 GHz Si direct conversion receiver IC for QPSK modulation systems
US7692493B1 (en) High-efficiency single to differential amplifier
US20040085130A1 (en) Simple self-biased cascode amplifier circuit
US5914640A (en) Method and system for matching the input impedance of an RF amplifier an antenna to impedance
US5844443A (en) Linear high-frequency amplifier with high input impedance and high power efficiency
US20020050857A1 (en) Variable gain amplifier
KR20030011800A (en) Front end and high frequency receiver having quadrature low noise amplifier
EP1447906B1 (en) Dual gate low noise amplifier
US7509111B2 (en) Integrated circuit having a mixer circuit
US6208205B1 (en) Amplifier circuit and method for reducing noise therein
EP1037380B1 (en) Frequency converter
US7023279B2 (en) Linear pre-amplifier for radio-frequency power amplifier
JP3853604B2 (en) Frequency conversion circuit
JP4215304B2 (en) Mixer circuit
US8279000B2 (en) Radio-frequency amplifier

Legal Events

Date Code Title Description
AS Assignment

Owner name: MOTOROLA, INC., ILLINOIS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MAIN, WILLIAM E.;COFFING, DANIELLE L.;REEL/FRAME:010101/0729

Effective date: 19990707

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424

Effective date: 20130521

AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266

Effective date: 20131101

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001

Effective date: 20160525

AS Assignment

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001

Effective date: 20160622

AS Assignment

Owner name: NXP USA, INC., TEXAS

Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:040652/0241

Effective date: 20161107

Owner name: NXP USA, INC., TEXAS

Free format text: MERGER;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:040652/0241

Effective date: 20161107

AS Assignment

Owner name: NXP USA, INC., TEXAS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:041260/0850

Effective date: 20161107

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536

Effective date: 20151207

AS Assignment

Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001

Effective date: 20190217

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097

Effective date: 20190903

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421

Effective date: 20151207

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001

Effective date: 20160622

AS Assignment

Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001

Effective date: 20160912