US5999086A - Circuit arrangement with combinatorial blocks arranged between registers - Google Patents

Circuit arrangement with combinatorial blocks arranged between registers Download PDF

Info

Publication number
US5999086A
US5999086A US08/937,992 US93799297A US5999086A US 5999086 A US5999086 A US 5999086A US 93799297 A US93799297 A US 93799297A US 5999086 A US5999086 A US 5999086A
Authority
US
United States
Prior art keywords
output
input
register
circuit
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/937,992
Inventor
Wolfgang Ecker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to DE1996139937 priority Critical patent/DE19639937C1/en
Priority to DE19639937 priority
Application filed by Siemens AG filed Critical Siemens AG
Assigned to SIEMENS AKTIENGESELLSCHAFT reassignment SIEMENS AKTIENGESELLSCHAFT ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ECKER, DR. WOLFGANG
Application granted granted Critical
Publication of US5999086A publication Critical patent/US5999086A/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SIEMENS AKTIENGESELLSCHAFT
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01Modifications for accelerating switching
    • H03K19/017Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01728Modifications for accelerating switching in field-effect transistor circuits in synchronous circuits, i.e. by using clock signals

Abstract

Combinatorial blocks (KBL) are arranged between an input register (RG1) and output register (RG2) in the circuit arrangement. The input (E-- RG1) and the output (A-- RG1) of the input register (RG1) connected preceding the combinatorial blocks (KBL) is connected to a comparison unit (COM) that compares the value at the input and at the output of the input register (RG1) and, given occurrence of a signal value change at the input, outputs a control signal for loading the output value of the combinatorial blocks (KBL) into the output register (RG2) connected following the combinatorial blocks. In this way, the running time required for an operation in the circuit arrangement can be shortened given specific value combinations.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to an electrical circuit arrangement for data transfer between registers.

2. Description of the Related Art

In the development of synchronous circuits, what are referred to as combinatorial blocks KBL (also called combinatorial circuits, see FIGS. 1 and 2) always lie between registers (called, for example, an input register RG1 and an output register RG2 below). In order to adhere to the physically conditioned setup and hold times, there are currently three principles for arranging combinatorial blocks and registers:

The running time/delay time KBL-VZ of changes in the signal value by the combinatorial blocks KBL is smaller than the clock period minus the setup time setup/hold-VZ and minus the signal running time RG-VA through a register RG. This is shown in FIG. 1. A combinatorial block KBL is connected between an input register RG1 and output register RG2. The registers RG1 and RG2 are driven with a clock signal T.

The running time of value changes through the combinatorial blocks KBL is greater by a factor N than a clock period of the clock signal T. However, the result is only taken N clock signals later at the output of the output register RG2 after the combinatorial blocks KBL.

The running time of value changes through the combinatorial blocks KBL is greater by a factor N than a clock period of the clock signal T. However, the result is only written into the output register RG2 following the combinatorial blocks KBL N clock signals later. To that end, an enable terminal EN at the output register RG2 is driven with a pulse that is delayed by N clock signals and is generated by a control circuit CON. This may be seen in FIG. 2.

The running time of a combinatorial circuit KBL is designed to the effect that the last possible signal value changes at their outputs always determine the running time. It is thereby assumed that these instances also always occur during operation.

When, however, certain input signals of a combinatorial circuit do not change, then their effect on the running time need not be taken into consideration. When the input signals are input signals that determine the running time of a combinatorial circuit, then the running time through the combinatorial circuit is shortened in this case.

German Letters Patent DE 36 06 406 C2 discloses a circuit arrangement with combinatorial blocks wherein the output signals thereof are output at output registers connected following the combinatorial blocks.

Further, European Patent Application EP 04 56 399 A2 discloses a circuit with combinatorial blocks and memory units.

SUMMARY OF THE INVENTION

An object underlying the present invention is comprised in utilized the aforementioned effect and tapping event-dependent values at the output of a combinatorial circuit.

This object is achieved by a circuit arrangement with combinatorial blocks (KBL) arranged between registers (RG), whereby the input (E-- RG1) and the output (A-- RG1) of the input register (RG1) connected preceding the combinatorial blocks (KBL) is connected to a comparison unit (COM) that compares the value at the input and at the output of the input register (RG1) and, given an occurrence of a signal value change at the input, outputs a control signal for loading the output value of the combinatorial blocks (KBL) into the output register (RG2) connected following the combinatorial blocks.

Developments of the invention derive from a circuit arrangement as described above whereby a control circuit (CON1) is provided that, given equality of the value at the input and at the output of the input register (RG1), generates a transfer signal (R) for the enable input of the output register (RG2) from the control signal, so that this takes over the value of the output of the combinatorial blocks (KBL) with the next clock signal (T).

The combinatorial blocks (KBL) are implemented as adders (ADD); whereby the less significant bytes (LSB) of the operands (OP1, OP2) supplied to the input register and the less significant bytes of the stored operands output at the output of the input register (RG1) are compared in the comparison unit (COM) and the control signal is generated given equality.

The comparison unit is an XOR circuit in a preferred embodiment.

The control circuit (CON1) of the preferred embodiment is an NOR circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block circuit diagram of a known combinatorial circuit between registers;

FIG. 2 is a block circuit diagram of a combinatorial circuit between registers with an additional control circuit, as known;

FIG. 3 is a block circuit diagram of the present invention including a comparison circuit connected at the input register; and

FIG. 4 is a block circuit diagram of a preferred embodiment of the combinatorial circuit of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The invention is explained in greater detail with reference to FIG. 3 and FIG. 4.

What is referred to below as a register is always a clocked memory element, regardless of whether it is an embodiment that can store only one bit (this is also referred to as flip-flop) or can store a plurality of bits. Here, a register also refers not only to a memory element that can accept an input value but that can also additionally or alternatively set a value, reset a value (this is referred to as JK flip-flop) or conditionally store it (this is referred to as flip-flop/register with enable). Further, a register can also have an additional asynchronous set or reset input.

FIG. 3 illustrates the circuit of the present invention. The input values E-- RG1 and output values A-- RG1 from the input register RG1 are (at least partially) compared in a comparison unit COM. It can thus be determined whether and where a signal value change occurred at the output of the input register following the next clock edge of the clock signal T. Based thereon, the control circuit CON1 generates a signal R with which the loading of the output register following the combinatorial circuit KBL is controlled dependent on signal value changes. Additionally--when necessary--the signal R from the control circuit CON1 can also be employed to specify when or after how many cycles a new value can be applied to the input register RG1.

FIG. 4 shows an applied example of the above-described invention at an adder ADD that is arranged between an input register RG1 and an output register RG2. The input register RG1 has two four-byte inputs OP1 and OP2 and one four-byte output AG. The adder ADD is constructed purely combinatorially.

The respectively least significant two bytes (called LSB and the most significant bytes (referenced MSB) of the operands OP1 and OP2 at the input and at the output of the input register RG1 are XOR-operated bit-by-bit in an XOR circuit XOR. Each output of the XOR operation is "1" when the values are different; otherwise, they are "0". An NOR operation is now implemented by an NOR circuit NOR over all outputs of the XOR operation. When an output of the XOR operation is equal to "1", i.e. an event has occurred at the lower bits, then the output is "0". In that case wherein all outputs of the XOR operation have the value "0", a "1" is adjacent at the output of the NOR operation.

This "1", first, is delayed in a circuit DFF in order to thus set the enable input EN of the output register RG2 to "1", so that the value of the output of the adder ADD can be stored in the output register RG2 with the next clock signal T. Second, this value can be output as a flag R, so that, dependent thereon, the value at the input of the input register RG1 can be held for another clock. In this case, the value "1" will appear at the output of the NOR operation one clock cycle later and the result will be clocked into the register RG2 one clock cycle later.

Although other modifications and changes may be suggested by those skilled in the art, it is the intention of the inventors to embody within the patent warranted hereon all changes and modifications as reasonably and properly come within the scope of their contribution to the art.

Claims (5)

I claim:
1. A circuit arrangement, comprising:
an input register and an output register each having an input and an output;
a combinatorial block connected between said output of said input register and said input of said output register;
a comparison unit connected to said input and said output of said input register and preceding said combinatorial block, said comparison unit comparing signal values at said input and at said output of said input register and outputting a control signal for loading an output value of said combinatorial block into said output register connected following said combinatorial block given an occurrence of a signal value change at said input of said input register.
2. A circuit arrangement according to claim 1, wherein said output register has an enable input, and further comprising:
means for generating a clock signal; and
a control circuit having an output connected to said enable input and operable to generate a transfer signal for said enable input of said output register from a control signal so that said output register takes in a value of an output of said combinatorial block with the next clock signal given equality of the value at said input and at said output of said input register.
3. A circuit arrangement according to claim 2, wherein said combinatorial block is implemented as adders, and wherein less significant bytes of operands supplied to said input register and less significant bytes of stored operands output at said output of said input register are compared in said comparison unit and the control signal is generated given equality of said operands.
4. A circuit arrangement according to claim 3, wherein said comparison unit is an XOR circuit.
5. A circuit arrangement according to claim 3, wherein said control circuit is an NOR circuit.
US08/937,992 1996-09-27 1997-09-26 Circuit arrangement with combinatorial blocks arranged between registers Expired - Lifetime US5999086A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE1996139937 DE19639937C1 (en) 1996-09-27 1996-09-27 Circuit arrangement having arranged between registers combinatorial blocks
DE19639937 1996-09-27

Publications (1)

Publication Number Publication Date
US5999086A true US5999086A (en) 1999-12-07

Family

ID=7807190

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/937,992 Expired - Lifetime US5999086A (en) 1996-09-27 1997-09-26 Circuit arrangement with combinatorial blocks arranged between registers

Country Status (5)

Country Link
US (1) US5999086A (en)
EP (1) EP0833451B1 (en)
JP (1) JP3626336B2 (en)
DE (1) DE19639937C1 (en)
TW (1) TW417356B (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6456114B1 (en) * 2000-12-25 2002-09-24 Mitsubishi Denki Kabushiki Kaisha Power conserving CMOS semiconductor integrated circuit
US6498817B1 (en) * 1998-09-30 2002-12-24 Koninklijke Philips Electronics N.V. Circuit for processing data signals
WO2008136852A2 (en) 2006-11-01 2008-11-13 University Of Rochester Methods and compositions related to the structure and function of apobec3g
EP2116604A1 (en) 2002-08-05 2009-11-11 University of Rochester Protein transducing domain/deaminase chimeric proteins, related compounds, and uses thereof
WO2010065617A1 (en) 2008-12-02 2010-06-10 University Of Utah Research Foundation Pde1 as a target therapeutic in heart disease
WO2011022502A1 (en) 2009-08-18 2011-02-24 Georgetown University Boronic acid compositions and methods related to cancer
WO2011043980A1 (en) 2009-10-07 2011-04-14 Sanford Burnham Medical Research Institute Methods and compositions related to clot-binding lipid compounds
EP2311852A1 (en) 2002-02-06 2011-04-20 Stasys Technologies, Inc. Anti-infarction molecules
US7964577B2 (en) 2005-10-14 2011-06-21 Donald Carlton D Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy
EP2336166A1 (en) 2000-10-12 2011-06-22 University Of Rochester Compositions that inhibit proliferation of cancer cells
WO2011075725A1 (en) 2009-12-18 2011-06-23 Sanford-Burnham Medical Research Institute Methods and compositions related to clot-binding compounds
EP2371843A1 (en) 2005-05-19 2011-10-05 THE GOVERNMENT OF THE UNITED STATES OF AMERICA, as represented by the Secretary, Department of Health and Human Services Functional epitopes of streptococcus pneumoniae psaA antigen and uses thereof
US8080534B2 (en) 2005-10-14 2011-12-20 Phigenix, Inc Targeting PAX2 for the treatment of breast cancer
WO2012135385A1 (en) 2011-03-28 2012-10-04 University Of Utah Research Foundation Methods and compositions related to inhibition of viral entry
EP2560001A2 (en) 2006-09-21 2013-02-20 University of Rochester Compositions and methods related to protein displacement therapy for myotonic distrophy
EP2596799A1 (en) 2007-02-08 2013-05-29 University of Utah Research Foundation Methods and compositions related to inhibition of viral entry
EP2631652A1 (en) 2005-04-05 2013-08-28 Corning Incorporated Label free biosensor
US8816095B2 (en) 2008-08-15 2014-08-26 Georgetown University Na channels, disease, and related assays and compositions

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3606406A1 (en) * 1985-02-27 1986-08-28 Xilinx Inc Configurable logic element
EP0456399A2 (en) * 1990-05-11 1991-11-13 Actel Corporation Logic module with configurable combinational and sequential blocks

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4039858A (en) * 1976-04-05 1977-08-02 Rca Corporation Transition detector
EP0703530A3 (en) * 1994-09-21 1996-08-14 Texas Instruments Inc Detection of logic transitions in a data processing system
JPH08241296A (en) * 1995-03-06 1996-09-17 Mitsubishi Electric Corp Semiconductor integrated circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3606406A1 (en) * 1985-02-27 1986-08-28 Xilinx Inc Configurable logic element
EP0456399A2 (en) * 1990-05-11 1991-11-13 Actel Corporation Logic module with configurable combinational and sequential blocks

Cited By (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6498817B1 (en) * 1998-09-30 2002-12-24 Koninklijke Philips Electronics N.V. Circuit for processing data signals
EP2336166A1 (en) 2000-10-12 2011-06-22 University Of Rochester Compositions that inhibit proliferation of cancer cells
US6456114B1 (en) * 2000-12-25 2002-09-24 Mitsubishi Denki Kabushiki Kaisha Power conserving CMOS semiconductor integrated circuit
EP2363405A1 (en) 2002-02-06 2011-09-07 Stasys Technologies, Inc. Anti-infarction molecules
EP2311852A1 (en) 2002-02-06 2011-04-20 Stasys Technologies, Inc. Anti-infarction molecules
EP2116604A1 (en) 2002-08-05 2009-11-11 University of Rochester Protein transducing domain/deaminase chimeric proteins, related compounds, and uses thereof
EP2631652A1 (en) 2005-04-05 2013-08-28 Corning Incorporated Label free biosensor
EP2371843A1 (en) 2005-05-19 2011-10-05 THE GOVERNMENT OF THE UNITED STATES OF AMERICA, as represented by the Secretary, Department of Health and Human Services Functional epitopes of streptococcus pneumoniae psaA antigen and uses thereof
US8394780B2 (en) 2005-10-14 2013-03-12 Phigenix, Inc. Targeting PAX2 for the treatment of breast cancer
US7964577B2 (en) 2005-10-14 2011-06-21 Donald Carlton D Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy
US8461101B2 (en) 2005-10-14 2013-06-11 Phigenix, Inc. Targeting PAX2 for the treatment of breast cancer
US8633149B2 (en) 2005-10-14 2014-01-21 Phigenix, Inc. Targeting PAX2 for the treatment of breast cancer
US8653021B2 (en) 2005-10-14 2014-02-18 Phigenix, Inc. Targeting PAX2 for the treatment of breast cancer
EP2392646A1 (en) 2005-10-14 2011-12-07 MUSC Foundation For Research Development Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy
EP2392647A1 (en) 2005-10-14 2011-12-07 MUSC Foundation For Research Development Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy
EP2392645A1 (en) 2005-10-14 2011-12-07 MUSC Foundation For Research Development Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy
US8735365B2 (en) 2005-10-14 2014-05-27 Phigenix, Inc. Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy
US8080534B2 (en) 2005-10-14 2011-12-20 Phigenix, Inc Targeting PAX2 for the treatment of breast cancer
EP2402435A2 (en) 2005-10-14 2012-01-04 MUSC Foundation For Research Development Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy
US8431546B2 (en) 2005-10-14 2013-04-30 Phigenix, Inc. Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy
US8318692B2 (en) 2005-10-14 2012-11-27 Donald Carlton D Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy
EP2395076A1 (en) 2005-10-14 2011-12-14 MUSC Foundation For Research Development Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy
EP2560001A2 (en) 2006-09-21 2013-02-20 University of Rochester Compositions and methods related to protein displacement therapy for myotonic distrophy
EP3034083A2 (en) 2006-09-21 2016-06-22 University of Rochester Antisense oligonucleotides for use in treating myotonic dystrophy
WO2008136852A2 (en) 2006-11-01 2008-11-13 University Of Rochester Methods and compositions related to the structure and function of apobec3g
EP2596799A1 (en) 2007-02-08 2013-05-29 University of Utah Research Foundation Methods and compositions related to inhibition of viral entry
US8816095B2 (en) 2008-08-15 2014-08-26 Georgetown University Na channels, disease, and related assays and compositions
WO2010065617A1 (en) 2008-12-02 2010-06-10 University Of Utah Research Foundation Pde1 as a target therapeutic in heart disease
WO2011022502A1 (en) 2009-08-18 2011-02-24 Georgetown University Boronic acid compositions and methods related to cancer
WO2011043980A1 (en) 2009-10-07 2011-04-14 Sanford Burnham Medical Research Institute Methods and compositions related to clot-binding lipid compounds
WO2011075725A1 (en) 2009-12-18 2011-06-23 Sanford-Burnham Medical Research Institute Methods and compositions related to clot-binding compounds
WO2012135385A1 (en) 2011-03-28 2012-10-04 University Of Utah Research Foundation Methods and compositions related to inhibition of viral entry

Also Published As

Publication number Publication date
TW417356B (en) 2001-01-01
DE19639937C1 (en) 1998-03-12
EP0833451A2 (en) 1998-04-01
EP0833451B1 (en) 2004-08-04
JPH10124170A (en) 1998-05-15
JP3626336B2 (en) 2005-03-09
EP0833451A3 (en) 1999-10-20

Similar Documents

Publication Publication Date Title
US5055997A (en) System with plurality of processing elememts each generates respective instruction based upon portions of individual word received from a crossbar switch
US5524250A (en) Central processing unit for processing a plurality of threads using dedicated general purpose registers and masque register for providing access to the registers
US5734877A (en) Processor chip having on-chip circuitry for generating a programmable external clock signal and for controlling data patterns
US5731715A (en) Glitch-free clock enable circuit
US5847978A (en) Processor and control method for performing proper saturation operation
US5987620A (en) Method and apparatus for a self-timed and self-enabled distributed clock
US4649512A (en) Interface circuit having a shift register inserted between a data transmission unit and a data reception unit
KR100385156B1 (en) Self-configuring paths eseoui speed microprocessor having a multiple clock options
US4097920A (en) Hardware control for repeating program loops in electronic computers
EP0251151B1 (en) Programmable fifo buffer
US5056004A (en) Program control system which simultaneously executes a program to be repeated and decrements repetition numbers
JP2879070B2 (en) Programmable logic unit and the signal processor
EP1163598B1 (en) Microprocessing device having programmable wait states
JP3156813B2 (en) Buffer control circuit
EP0102242A2 (en) Data processing apparatus
US6009451A (en) Method for generating barrel shifter result flags directly from input data
US5088061A (en) Routing independent circuit components
US5365485A (en) Fifo with fast retransmit mode
US6069487A (en) Programmable logic device circuitry for improving multiplier speed and/or efficiency
US5483660A (en) Method and apparatus for performing multiplexed and non-multiplexed bus cycles in a data processing system
CA1330600C (en) Fifo memory system
US4002926A (en) High speed divide-by-N circuit
US6049882A (en) Apparatus and method for reducing power consumption in a self-timed system
EP0282256A2 (en) Micro-sequencer device
US4161787A (en) Programmable timer module coupled to microprocessor system

Legal Events

Date Code Title Description
AS Assignment

Owner name: SIEMENS AKTIENGESELLSCHAFT, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ECKER, DR. WOLFGANG;REEL/FRAME:009021/0716

Effective date: 19971017

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIEMENS AKTIENGESELLSCHAFT;REEL/FRAME:014815/0743

Effective date: 20040625

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12