US5917954A - Image signal coder operating at reduced spatial resolution - Google Patents
Image signal coder operating at reduced spatial resolution Download PDFInfo
- Publication number
- US5917954A US5917954A US08/986,841 US98684197A US5917954A US 5917954 A US5917954 A US 5917954A US 98684197 A US98684197 A US 98684197A US 5917954 A US5917954 A US 5917954A
- Authority
- US
- United States
- Prior art keywords
- signal
- transform
- digital
- encoder
- resolution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
- H04N19/59—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving spatial sub-sampling or interpolation, e.g. alteration of picture size or resolution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
Definitions
- the present invention relates generally to the field of digital image processing systems, in particular image processing systems embodied in combinations of general or special purpose hardware and software. More specifically, the present invention relates to implementations of the Discrete Cosine Transform suitable for embodiment as a software program for processing moving images, i.e. video, executing on a general purpose computer.
- an image is a two-dimensional visual representation, wherein each point within the image may have associated therewith one or more characteristics. For example, for a monochrome image, each point may have associated therewith a luminance value. For a color image, each point may have associated therewith a red intensity, a blue intensity and a green intensity.
- Common image presentation technologies include printed photographic still images, movie images, television images, and computer images. Computer technology has now begun to open whole new areas of image presentation, such as high realism video games, electronic books, and others yet to reach commercialization. These later forms of image presentation all use digital images. That is, images which are stored in digital, and usually binary, form.
- Digital image signals are formed by first dividing a two-dimensional image into a grid. Each picture element, or pixel, in the grid has associated therewith a number of visual characteristics, such as brightness and color. These characteristics are converted into numeric form. The digital image signal is then formed by assembling the numbers associated with each pixel in the image in a sequence which can be interpreted by a receiver of the digital image signal.
- ITU-T Recommendations H.261, H.262 and H.263 are commonly known as the MPEG standard, after the Motion Picture Experts Group which developed it. These standards rely in part on DCT coding and IDCT decoding.
- the DCT is applied, in accordance with these standards, to each image or video frame in a blockwise fashion.
- Block sizes that are powers of 2 (2, 4, 8, 16, etc.) are particularly suitable for computationally attractive, fast algorithms for the DCT.
- a block size of 8 ⁇ 8 is almost always used today for image coding.
- the DCT is closely related to the discrete Fourier transform (DFT).
- the DCT can be interpreted as a DFT of the extended block of size 2N ⁇ 2N, which is obtained by mirroring the original N ⁇ N block at its horizontal and its vertical edge.
- the DCT coefficient can be interpreted as spectral components of an image block. Low order DCT coefficients correspond to low frequency components in the signal, while high order DCT coefficients correspond to high frequency components.
- the image signal does not require the full spatial resolution that is provided by a DCT based coding scheme.
- the color difference signals are transmitted at nominally half the horizontal and vertical resolution compared to the luminance signals.
- a spatial resolution of one quarter of that of the luminance signal, both horizontally and vertically, would be sufficient. Consequently, the bandwidth of the color difference signals can be reduced by filtering, and the higher order coefficients of a DCT applied to this signal would be very small or even zero.
- Specialized hardware embodying a software DCT/IDCT could be made more flexible than an all-hardware implementation.
- Software which could run on a conventional PC, without special hardware, could eliminate the cost of such hardware entirely. This may be especially advantageous in fields such as video teleconferencing, where the participants are already likely to have access to PCs.
- a video teleconference system could be implemented at a fraction of the cost of current special-purpose hardware.
- fast software DCT and IDCT implementations continue to suffer, relative to their hardware cousins, due to the unusual demands placed on the computer by the required arithmetic operations, particularly multiplications.
- a digital signal encoder includes a subsampling system for receiving a digital image signal and producing a subsampled signal at an output; a signal transformer operating at a reduced spatial resolution corresponding to the subsampled signal, having an input connected to receive the subsampled signal and an output carrying a transformed signal; and a quantizer having an input connected to receive the transformed signal and an output carrying a quantized output signal.
- the signal transformer may perform, for example a 4 ⁇ 4 discrete cosine transform (DCT), or may perform other signal transforms, as mentioned below.
- DCT discrete cosine transform
- a motion-compensated digital signal encoder is of a hybrid encoder type, comprising a first subsampling system for receiving a digital image signal and producing a subsampled signal at an output; a subtractor having a first input connected to receive the subsampled signal, a second input connected to receive a subsampled reconstructed video signal and an output carrying a difference signal representative of the difference between the signals received at the first and second inputs; a signal transformer operating at a reduced spatial resolution corresponding to the subsampled signal, having an input connected to receive the subsampled signal and an output carrying a transformed signal; a quantizer having an input connected to receive the transformed signal and an output carrying a quantized output signal; a decoder having an input connected to receive the quantized output signal and an output carrying a reconstructed video signal; and a second subsampling system having an input connected to receive the reconstructed video signal and an output carrying a reconstructed video signal and an output carrying a difference signal representative of the difference between the signals received at
- a method of processing video signals in a computer executing a software program may include the steps of:
- Another method of processing video signals in a computer executing a software program includes the steps of:
- FIG. 1A is a block diagram of an intraframe encoder/decoder system of the prior art
- FIG. 1B is a block diagram of an intraframe encoder/decoder system in accordance with one aspect of the present invention.
- FIG. 2 is a block diagram of a predictive encoder/decoder system in accordance with another aspect of the present invention.
- FIG. 3 is a block diagram of a predictive encoder/decoder system in accordance with yet another aspect of the present invention.
- FIG. 4 is a flow chart of a method embodying aspects of the invention.
- FIGS. 5A and 5B are a flow chart of another method embodying aspects of the invention.
- FIG. 6 is a block diagram of a typical general purpose computer system in which the invention may be practiced.
- an intraframe encoder receives a video signal 1001, performs an 8 ⁇ 8 DCT 1003 and quantizes 1005 the resulting transform coefficients 1007.
- the quantized transform coefficients are encoded and transmitted as signal 1009.
- an 8 ⁇ 8 IDCT 1011 is applied to the received signal 1009, to reconstruct the video signal, producing video out 1013.
- the video signal 1001 is spatially filtered 1015 and subsampled 1017, for example by 2:1 in both horizontal and vertical direction. It will be readily apparent to those skilled in this art how the following discussion may be modified if a ratio other than 2:1 is used.
- the subsampled signal 1019 is transformed 1021 in a blockwise fashion, using a 4 ⁇ 4 DCT, rather than an 8 ⁇ 8 DCT. The 4 ⁇ 4 blocks in the subsampled image coincide with the 8 ⁇ 8 blocks that would have been used in the full resolution image.
- the block may include every other pixel in each of the horizontal and the vertical directions.
- the resulting 4 ⁇ 4 transform coefficients are then encoded as the 4 ⁇ 4 lowest order transform coefficients of the 8 ⁇ 8 block.
- the remaining 48 coefficients of the 8 ⁇ 8 block not produced as part of the 4 ⁇ 4 DCT are set to, and encoded as, zero, for example by quantizer 1023.
- the signal transformer, which here performs a 4 ⁇ 4 DCT may be implemented using any known means, including specialized hardware or one of the methods and apparatus disclosed in U.S. patent application Ser. No. 08/332,535 indicated above.
- the decoder in FIG. 1B is identical to that in FIG. 1A. Since the 4 ⁇ 4 DCT is computationally much less demanding than an 8 ⁇ 8 DCT, the embodiment of this aspect of the invention, as shown in FIG. 1B is advantageous when full spatial resolution is not required.
- the filter 1015 applied before subsampling 1017 in FIG. 1B should be a lowpass filter with a half-pel and half-line delay.
- the simplest such filter has the 2D impulse response: ##EQU1##
- each sample is the average of 4 samples of the original image.
- This filter 1015 is readily embodied in specialized hardware in a software program executing on general purpose hardware by those skilled in the art.
- the DCT is used in the context of a motion-compensating hybrid coder as shown in FIG. 2.
- a prediction 201 is formed based on the previous frame, and the prediction error 203 is encoded by an 8 ⁇ 8 DCT 205.
- the encoder contains a replica 207 of the decoder, including an 8 ⁇ 8 inverse discrete cosine transform (IDCT) 209.
- IDCT inverse discrete cosine transform
- Preprocessing operations 213 might include noise reduction, image sharpening, contrast and color correction or gamma predistortion. In the system in FIG. 2, these operations would be applied to full resolution video signals 211.
- the coder in accordance with another aspect of the invention can be used.
- the video signal 211 is filtered and subsampled 215, for example by 2:1 horizontally and vertically. Further processing, such as the preprocessing stage 213, then proceeds at a reduced resolution.
- the prediction signal 217 formed by the interframe predictor 219 is subsampled 221 as well.
- the prediction error signal 223 (at reduced resolution) is then transformed by a 4 ⁇ 4 DCT 225, as outlined in the first aspect of the invention.
- the 4 ⁇ 4 blocks in the subsampled image coincide with the 8 ⁇ 8 blocks, that would have been used in the full resolution image.
- the resulting 4 ⁇ 4 transform coefficients are then encoded as the 4 ⁇ 4 lowest order transform coefficients of the 8 ⁇ 8 block.
- the remaining 48 coefficients of the 8 ⁇ 8 block not included in the 4 ⁇ 4 transformation are set to, and encoded as, zero, for example in quantizer 227.
- An 8 ⁇ 8 IDCT 209 is applied in the coder of FIG. 3, thus producing a full resolution quantized prediction error signal 231 at its output. Effectively, the 8 ⁇ 8 IDCT 209 interpolates the subsampled prediction error 223 at the input of the 4 ⁇ 4 DCT 225. The interframe predictor 219 then works at full resolution. The coder therefore still contains an exact replica 207 of the decoder.
- the decoder for the coder shown in FIG. 3 is identical to the decoder in FIG. 2, thus the reduced resolution coder is fully compatible with the conventional decoder.
- the preprocessing stage 213 processes one quarter of the samples.
- the prediction error computation of the interframe predictor 219 processes, i.e. performs subtractions on, only one quarter of the samples.
- a 4 ⁇ 4 DCT is used instead of an 8 ⁇ 8 DCT.
- the spatial resolution provided by the coder is, of course, only one half of the full resolution horizontally and vertically.
- This method and apparatus is particularly suitable for the encoding of the color difference signals Cr and Cb in the context of the H.261 coding standard. There is little subjective degradation due to the reduced resolution of the color difference signals.
- the reduced resolution in the preprocessing stage allows the use of sophisticated preprocessing algorithms otherwise prohibited by their computational complexity at full resolution.
- FIG. 4 A method of processing a video signal using an intraframe coder in accordance with aspects of this invention is now described in connection with FIG. 4.
- the method may be practiced using specialized hardware, or using a software program executing on a general purpose computer, such as illustrated in FIG. 6 and described below.
- a video input signal is first received, step 401.
- the video input signal may be analog or digital in origin. High frequency components of the video input signal are removed by low-pass filtering, step 403. If the video input signal is received in analog form, this low-pass filtering step may be performed either before or after sampling and conversion (steps 405a or 405b) of the analog signal to digital form. If the video input signal is received in digital form, the low-pass filtering step 403 may be embodied in a software program executing on a general purpose computer. In this case, the video input signal is stored in memory, and the filtering (step 403) is performed by selectively altering the contents of the memory in accordance with known digital filtering techniques.
- the video input signal may be subsampled step 407, without losing significant additional information.
- Sub-sampling step 407 and its result is described in detail above.
- the sub-sampled signal which may reside in memory in the case of an embodiment using a general purpose computer, then undergoes a 4 ⁇ 4 discrete cosine transform, step 409, and quantization, step 411. These steps (steps 409 and 411) may be combined in some embodiments.
- the coefficients of the 4 ⁇ 4 DCT correspond to the low order coefficients of an 8 ⁇ 8 DCT covering the same image area.
- step 411 the coefficients of the 8 ⁇ 8 DCT not produced by the 4 ⁇ 4 DCT are filled in (step 411 a) as zeros.
- the 64 coefficients of the 8 ⁇ 8 DCT thus produced are the result 413 of this method.
- the method may be applied to interframe predictive coders, as well as intraframe coders. This is illustrated in the flow chart of FIGS. 5A and 5B.
- a video input signal is first received, step 501.
- the video input signal may be analog or digital in origin. High frequency components of the video input signal are removed by low-pass filtering, step 503. If the video input signal is received in analog form, this low-pass filtering step 503 may be performed either before or after sampling and conversion (steps 505a or 505b) of the analog signal to digital form. If the video input signal is received in digital form, low-pass filtering step 503 may be embodied in a software program executing on a general purpose computer. In this case, the video input signal is stored in memory, and the filtering is performed by selectively altering the contents of the memory in accordance with known digital filtering techniques.
- the video input signal may be sub-sampled (step 507), without losing significant additional information.
- Sub-sampling (step 507) and its result is described in detail above.
- the sub-sampled signal which may reside in memory in the case of an embodiment using a general purpose computer, may optionally be preprocessed in step 508, using a variety of filters.
- the difference signal undergoes a 4 ⁇ 4 discrete cosine transform and quantization.
- the coefficients of the 4 ⁇ 4 DCT correspond to the low order coefficients of an 8 ⁇ 8 DCT covering the same image area.
- the coefficients of the 8 ⁇ 8 DCT not produced by the 4 ⁇ 4 DCT are filled in as zeros.
- the 64 coefficients of the 8 ⁇ 8 DCT thus produced are the result 513 of this method.
- step 5009 In order to produce the reconstituted video signal 5008 needed at the step of subtracting (step 5009), the following additional steps are performed.
- An 8 ⁇ 8 inverse DCT (IDCT) (step 515) is performed on the result signal, to form a full-resolution video signal.
- a predicted frame signal is added (step 517) to the full-resolution video signal to form an input to the interframe predictor.
- An interframe prediction (step 519) is performed, which forms the predicted frame signal 521 for the next frame.
- the predicted frame signal 521 is also sub-sampled in step 523 to form the reconstructed video signal 5009, referred to above.
- the above-described methods and apparatus may be embodied in a general purpose computer executing a software program, as indicated above.
- the embodiments and variations disclosed herein are all intended to be implemented in the form of software running on a personal computer (PC), configured substantially as shown in FIG. 6.
- PC personal computer
- the specific hardware configuration is not a limitation of the present invention. Indeed, the invention could be embodied in software running on other types of general-purpose computers, or embodied in special-purpose integrated circuits.
- the PC configuration of FIG. 6 illustrates the general hardware parameters suitable for practicing the invention, without unduly complicating the detailed explanation thereof.
- the PC 101 includes a central processing unit (CPU) 103, memory 105, input/output (I/O) system 107 and mass storage 109. These are now briefly discussed, before turning to the software of the present invention.
- CPU central processing unit
- memory 105 volatile and non-volatile memory
- I/O input/output
- mass storage 109 mass storage
- the CPU 103 should preferrably be of a current, high-performance type such as the Intel 486 family, the Intel Pentium family, a Digital Equipment Corp. Alpha, a MIPS R4000 or Motorola 68040 devices.
- the minimum processing speed is not a critical parameter, but may be chosen by the skilled designer. Naturally, differences in processing speed will have a direct effect on the performance of different systems.
- I/O system 107 Data and digital signals of various kinds may be passed into or out of PC 101 through I/O system 107.
- I/O system 107 An extremely wide variety of devices may be included in I/O system 107.
- the devices of I/O system 107 allow digital image signals to be received into or transmitted out of PC 101.
- I/O system 107 may include a modem 108a for sending digital signals or receiving digital signals or data from remote devices and computers. Such digital signals could include digital image signals.
- Another possible I/O device is a frame grabber 108b, which could be used to introduce into PC 101 television or video images which have been converted to digital form.
- I/O system 107 may include such conventional I/O devices as a monitor 108c, keyboard 108d and printer (not shown), which may be desirable.
- the mass storage device 109 may be a hard disk, an optical disk, a CD-ROM or any permanent storage device having similar characteristics to the devices mentioned.
- Image signals are received into the PC 101 through one of the devices of I/O system 107. Once inside the PC 101, the image signals will have been converted to digital form. That is, they are digital image signals. In this embodiment, it is presumed that the digital image signals are to be either stored in a mass storage device 109 or transmitted to another location via one of the I/O devices of the I/O system 107. It is further presumed in this embodiment that subsequently the digital image signals are to be used to operate a display device, for example the monitor 108c, to display the image in its customary form.
- a display device for example the monitor 108c
- the PC 101 is part of a conferencing network where images are to be exchanged, stored and displayed on a plurality of such machines.
- the invention When the invention is embodied as a software program executing on a PC101, various program steps are carried out, having the CPU103 perform various operations on values in RAM, received by or output through the various devices of I/O system 107, etc.
- the digital image signals received for processing as described above may be held as values in RAM.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Mathematical Analysis (AREA)
- Data Mining & Analysis (AREA)
- Computational Mathematics (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Optimization (AREA)
- Theoretical Computer Science (AREA)
- Discrete Mathematics (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Algebra (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
Description
Claims (22)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/986,841 US5917954A (en) | 1995-06-07 | 1997-12-08 | Image signal coder operating at reduced spatial resolution |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/504,631 US5854858A (en) | 1995-06-07 | 1995-06-07 | Image signal coder operating at reduced spatial resolution |
US08/986,841 US5917954A (en) | 1995-06-07 | 1997-12-08 | Image signal coder operating at reduced spatial resolution |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/504,631 Continuation US5854858A (en) | 1995-06-07 | 1995-06-07 | Image signal coder operating at reduced spatial resolution |
Publications (1)
Publication Number | Publication Date |
---|---|
US5917954A true US5917954A (en) | 1999-06-29 |
Family
ID=24007100
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/504,631 Expired - Lifetime US5854858A (en) | 1995-06-07 | 1995-06-07 | Image signal coder operating at reduced spatial resolution |
US08/986,841 Expired - Lifetime US5917954A (en) | 1995-06-07 | 1997-12-08 | Image signal coder operating at reduced spatial resolution |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/504,631 Expired - Lifetime US5854858A (en) | 1995-06-07 | 1995-06-07 | Image signal coder operating at reduced spatial resolution |
Country Status (1)
Country | Link |
---|---|
US (2) | US5854858A (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010053183A1 (en) * | 1998-04-02 | 2001-12-20 | Mcveigh Jeffrey S. | Method and apparatus for simplifying field prediction motion estimation |
US6408029B1 (en) * | 1998-04-02 | 2002-06-18 | Intel Corporation | Method and apparatus for simplifying real-time data encoding |
US20030118117A1 (en) * | 1998-04-02 | 2003-06-26 | Mcveigh Jeffrey S. | Method and apparatus for performing real-time data encoding |
US6675185B1 (en) * | 2000-06-07 | 2004-01-06 | International Business Machines Corporation | Hybrid domain processing of multi-dimensional transformed data |
US6782133B2 (en) * | 1996-10-25 | 2004-08-24 | Fuji Xerox Co., Ltd. | Image encoding apparatus and image decoding apparatus |
US20050031215A1 (en) * | 2002-09-12 | 2005-02-10 | Yasuyuki Nomizu | Image processing apparatus, image reading apparatus, image forming apparatus and recording medium for image processing program |
US20060193529A1 (en) * | 2005-01-07 | 2006-08-31 | Ntt Docomo, Inc. | Image signal transforming method, image signal inversely-transforming method, image encoding apparatus, image encoding method, image encoding program, image decoding apparatus, image decoding method, and image decoding program |
US7130265B1 (en) * | 1998-11-12 | 2006-10-31 | Sony Corporation | Data multiplexing device and data multiplexing method, and data transmitter |
US20070116124A1 (en) * | 2005-11-18 | 2007-05-24 | Apple Computer, Inc. | Regulation of decode-side processing based on perceptual masking |
US20070116437A1 (en) * | 2005-11-18 | 2007-05-24 | Apple Computer, Inc. | Region-based processing of predicted pixels |
US20070116126A1 (en) * | 2005-11-18 | 2007-05-24 | Apple Computer, Inc. | Multipass video encoding and rate control using subsampling of frames |
US20070116117A1 (en) * | 2005-11-18 | 2007-05-24 | Apple Computer, Inc. | Controlling buffer states in video compression coding to enable editing and distributed encoding |
US20080018623A1 (en) * | 2006-07-07 | 2008-01-24 | Honeywell International, Inc. | Display for displaying compressed video |
US20080018624A1 (en) * | 2006-07-07 | 2008-01-24 | Honeywell International, Inc. | Display for displaying compressed video based on sub-division area |
US20080225955A1 (en) * | 2007-03-13 | 2008-09-18 | Nokia Corporation | System and method for video encoding and decoding |
US8031782B2 (en) * | 2008-08-29 | 2011-10-04 | ADC2 Technologies LLC | Systems and methods for compression, transmission and decompression of video codecs |
US8295343B2 (en) | 2005-11-18 | 2012-10-23 | Apple Inc. | Video bit rate control method |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6590996B1 (en) * | 2000-02-14 | 2003-07-08 | Digimarc Corporation | Color adaptive watermarking |
SE9703849L (en) * | 1997-03-14 | 1998-09-15 | Ericsson Telefon Ab L M | Scaling down images |
EP0985317B1 (en) * | 1997-05-07 | 2001-11-21 | Infineon Technologies AG | Method for coding and decoding a digitalized image |
US6148033A (en) * | 1997-11-20 | 2000-11-14 | Hitachi America, Ltd. | Methods and apparatus for improving picture quality in reduced resolution video decoders |
SE9802286L (en) | 1998-06-26 | 1999-12-27 | Ericsson Telefon Ab L M | Effective downscaling of DCT compressed images |
US7149249B2 (en) * | 2001-05-07 | 2006-12-12 | Summus, Inc. | Color video codec method and system |
US7545997B2 (en) * | 2004-09-10 | 2009-06-09 | Xerox Corporation | Simulated high resolution using binary sub-sampling |
WO2011112760A2 (en) * | 2010-03-11 | 2011-09-15 | Stratasys, Inc. | Optical encoder |
US8639034B2 (en) | 2010-11-19 | 2014-01-28 | Ricoh Co., Ltd. | Multimedia information retrieval system with progressive feature selection and submission |
CN103488612B (en) * | 2013-09-17 | 2016-08-24 | 浙江工业大学 | A kind of Wo Shi-new Mersenne number fast transform approach being applied to digital filtering |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4553165A (en) * | 1983-08-11 | 1985-11-12 | Eastman Kodak Company | Transform processing method for reducing noise in an image |
US5089889A (en) * | 1989-04-28 | 1992-02-18 | Victor Company Of Japan, Ltd. | Apparatus for inter-frame predictive encoding of video signal |
US5295203A (en) * | 1992-03-26 | 1994-03-15 | General Instrument Corporation | Method and apparatus for vector coding of video transform coefficients |
US5311310A (en) * | 1991-12-06 | 1994-05-10 | Bell Communications Research, Inc. | High efficiency coder and method employing overlapped motion compensation and perfect reconstruction filter banks |
US5398078A (en) * | 1991-10-31 | 1995-03-14 | Kabushiki Kaisha Toshiba | Method of detecting a motion vector in an image coding apparatus |
US5485210A (en) * | 1991-02-20 | 1996-01-16 | Massachusetts Institute Of Technology | Digital advanced television systems |
US5544091A (en) * | 1993-03-05 | 1996-08-06 | Casio Computer Co., Ltd. | Circuit scale reduction for bit-serial digital signal processing |
US5552829A (en) * | 1992-02-28 | 1996-09-03 | Samsung Electronics Co., Ltd. | Image signal coding system |
US5557330A (en) * | 1994-10-18 | 1996-09-17 | Intel Corporation | Encoding video signals using selective pre-filtering |
US5592569A (en) * | 1993-05-10 | 1997-01-07 | Competitive Technologies, Inc. | Method for encoding and decoding images |
US5651090A (en) * | 1994-05-06 | 1997-07-22 | Nippon Telegraph And Telephone Corporation | Coding method and coder for coding input signals of plural channels using vector quantization, and decoding method and decoder therefor |
US5684920A (en) * | 1994-03-17 | 1997-11-04 | Nippon Telegraph And Telephone | Acoustic signal transform coding method and decoding method having a high efficiency envelope flattening method therein |
US5687256A (en) * | 1993-02-19 | 1997-11-11 | Fuji Xerox Co., Ltd. | Image coding and decoding apparatuses with variable block boundaries |
-
1995
- 1995-06-07 US US08/504,631 patent/US5854858A/en not_active Expired - Lifetime
-
1997
- 1997-12-08 US US08/986,841 patent/US5917954A/en not_active Expired - Lifetime
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4553165A (en) * | 1983-08-11 | 1985-11-12 | Eastman Kodak Company | Transform processing method for reducing noise in an image |
US5089889A (en) * | 1989-04-28 | 1992-02-18 | Victor Company Of Japan, Ltd. | Apparatus for inter-frame predictive encoding of video signal |
US5485210A (en) * | 1991-02-20 | 1996-01-16 | Massachusetts Institute Of Technology | Digital advanced television systems |
US5398078A (en) * | 1991-10-31 | 1995-03-14 | Kabushiki Kaisha Toshiba | Method of detecting a motion vector in an image coding apparatus |
US5311310A (en) * | 1991-12-06 | 1994-05-10 | Bell Communications Research, Inc. | High efficiency coder and method employing overlapped motion compensation and perfect reconstruction filter banks |
US5552829A (en) * | 1992-02-28 | 1996-09-03 | Samsung Electronics Co., Ltd. | Image signal coding system |
US5295203A (en) * | 1992-03-26 | 1994-03-15 | General Instrument Corporation | Method and apparatus for vector coding of video transform coefficients |
US5687256A (en) * | 1993-02-19 | 1997-11-11 | Fuji Xerox Co., Ltd. | Image coding and decoding apparatuses with variable block boundaries |
US5544091A (en) * | 1993-03-05 | 1996-08-06 | Casio Computer Co., Ltd. | Circuit scale reduction for bit-serial digital signal processing |
US5592569A (en) * | 1993-05-10 | 1997-01-07 | Competitive Technologies, Inc. | Method for encoding and decoding images |
US5684920A (en) * | 1994-03-17 | 1997-11-04 | Nippon Telegraph And Telephone | Acoustic signal transform coding method and decoding method having a high efficiency envelope flattening method therein |
US5651090A (en) * | 1994-05-06 | 1997-07-22 | Nippon Telegraph And Telephone Corporation | Coding method and coder for coding input signals of plural channels using vector quantization, and decoding method and decoder therefor |
US5557330A (en) * | 1994-10-18 | 1996-09-17 | Intel Corporation | Encoding video signals using selective pre-filtering |
Cited By (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6782133B2 (en) * | 1996-10-25 | 2004-08-24 | Fuji Xerox Co., Ltd. | Image encoding apparatus and image decoding apparatus |
US7263127B1 (en) | 1998-04-02 | 2007-08-28 | Intel Corporation | Method and apparatus for simplifying frame-based motion estimation |
US7046734B2 (en) | 1998-04-02 | 2006-05-16 | Intel Corporation | Method and apparatus for performing real-time data encoding |
US20030118117A1 (en) * | 1998-04-02 | 2003-06-26 | Mcveigh Jeffrey S. | Method and apparatus for performing real-time data encoding |
US20010053183A1 (en) * | 1998-04-02 | 2001-12-20 | Mcveigh Jeffrey S. | Method and apparatus for simplifying field prediction motion estimation |
US6408029B1 (en) * | 1998-04-02 | 2002-06-18 | Intel Corporation | Method and apparatus for simplifying real-time data encoding |
US7215384B2 (en) | 1998-04-02 | 2007-05-08 | Intel Corporation | Method and apparatus for simplifying field prediction motion estimation |
US6574278B1 (en) | 1998-04-02 | 2003-06-03 | Intel Corporation | Method and apparatus for performing real-time data encoding |
US20050265615A1 (en) * | 1998-09-21 | 2005-12-01 | Michael Keith | Simplified predictive video encoder |
US7231091B2 (en) | 1998-09-21 | 2007-06-12 | Intel Corporation | Simplified predictive video encoder |
US7130265B1 (en) * | 1998-11-12 | 2006-10-31 | Sony Corporation | Data multiplexing device and data multiplexing method, and data transmitter |
US6904174B1 (en) | 1998-12-11 | 2005-06-07 | Intel Corporation | Simplified predictive video encoder |
US6675185B1 (en) * | 2000-06-07 | 2004-01-06 | International Business Machines Corporation | Hybrid domain processing of multi-dimensional transformed data |
US7336852B2 (en) * | 2002-09-12 | 2008-02-26 | Ricoh Company, Ltd. | Image processing apparatus, image reading apparatus, image forming apparatus and recording medium for image processing program |
US20050031215A1 (en) * | 2002-09-12 | 2005-02-10 | Yasuyuki Nomizu | Image processing apparatus, image reading apparatus, image forming apparatus and recording medium for image processing program |
US20060193529A1 (en) * | 2005-01-07 | 2006-08-31 | Ntt Docomo, Inc. | Image signal transforming method, image signal inversely-transforming method, image encoding apparatus, image encoding method, image encoding program, image decoding apparatus, image decoding method, and image decoding program |
US7634148B2 (en) * | 2005-01-07 | 2009-12-15 | Ntt Docomo, Inc. | Image signal transforming and inverse-transforming method and computer program product with pre-encoding filtering features |
US10382750B2 (en) | 2005-11-18 | 2019-08-13 | Apple Inc. | Region-based processing of predicted pixels |
US20070116126A1 (en) * | 2005-11-18 | 2007-05-24 | Apple Computer, Inc. | Multipass video encoding and rate control using subsampling of frames |
US20070116437A1 (en) * | 2005-11-18 | 2007-05-24 | Apple Computer, Inc. | Region-based processing of predicted pixels |
US20070116124A1 (en) * | 2005-11-18 | 2007-05-24 | Apple Computer, Inc. | Regulation of decode-side processing based on perceptual masking |
US8780997B2 (en) | 2005-11-18 | 2014-07-15 | Apple Inc. | Regulation of decode-side processing based on perceptual masking |
US9706201B2 (en) | 2005-11-18 | 2017-07-11 | Apple Inc. | Region-based processing of predicted pixels |
US8031777B2 (en) | 2005-11-18 | 2011-10-04 | Apple Inc. | Multipass video encoding and rate control using subsampling of frames |
US9049451B2 (en) | 2005-11-18 | 2015-06-02 | Apple Inc. | Region-based processing of predicted pixels |
US8233535B2 (en) | 2005-11-18 | 2012-07-31 | Apple Inc. | Region-based processing of predicted pixels |
US8295343B2 (en) | 2005-11-18 | 2012-10-23 | Apple Inc. | Video bit rate control method |
US20070116117A1 (en) * | 2005-11-18 | 2007-05-24 | Apple Computer, Inc. | Controlling buffer states in video compression coding to enable editing and distributed encoding |
US20080018624A1 (en) * | 2006-07-07 | 2008-01-24 | Honeywell International, Inc. | Display for displaying compressed video based on sub-division area |
US20080018623A1 (en) * | 2006-07-07 | 2008-01-24 | Honeywell International, Inc. | Display for displaying compressed video |
TWI452908B (en) * | 2007-03-13 | 2014-09-11 | Nokia Corp | System and method for video encoding and decoding |
US9055338B2 (en) | 2007-03-13 | 2015-06-09 | Nokia Corporation | System and method for video encoding and decoding |
US20080225955A1 (en) * | 2007-03-13 | 2008-09-18 | Nokia Corporation | System and method for video encoding and decoding |
US8503543B2 (en) * | 2008-08-29 | 2013-08-06 | Angel DeCegama | Systems and methods for compression, transmission and decompression of video codecs |
US20120121022A1 (en) * | 2008-08-29 | 2012-05-17 | Decegama Angel | Systems and methods for compression, transmission and decompression of video codecs |
US8031782B2 (en) * | 2008-08-29 | 2011-10-04 | ADC2 Technologies LLC | Systems and methods for compression, transmission and decompression of video codecs |
Also Published As
Publication number | Publication date |
---|---|
US5854858A (en) | 1998-12-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5917954A (en) | Image signal coder operating at reduced spatial resolution | |
Wallace | The JPEG still picture compression standard | |
KR100253931B1 (en) | Approximate mpeg decoder with compressed reference frames | |
EP0539833B1 (en) | A motion video compression system with multiresolution features | |
US5822003A (en) | Method and apparatus for performing fast reduced coefficient discrete cosine transforms | |
US6075906A (en) | System and method for the scaling of image streams that use motion vectors | |
US5883823A (en) | System and method of a fast inverse discrete cosine transform and video compression/decompression systems employing the same | |
US20060088098A1 (en) | Method and arrangement for reducing the volume or rate of an encoded digital video bitstream | |
Westwater et al. | Real-time video compression: techniques and algorithms | |
JP3851350B2 (en) | Image data preprocessing method and apparatus | |
US6665343B1 (en) | Methods and arrangements for a converting a high definition image to a lower definition image using wavelet transforms | |
US5706216A (en) | System for data compression of an image using a JPEG compression circuit modified for filtering in the frequency domain | |
EP0770246A1 (en) | Method and apparatus for compressing images | |
KR20010102228A (en) | Method and architecture for converting mpeg-2 4:2:2-profile bitstreams into main-profile bitstreams | |
AU748947C (en) | Method and apparatus for inverse quantization of MPEG-4 video | |
EP0736843B1 (en) | A motion video compression system with adaptive quantisation | |
RU2202826C2 (en) | Method and device for coding and decoding digitized image | |
Bahl et al. | Software-only compression, rendering, and playback of digital video | |
US6462783B1 (en) | Picture encoding method and apparatus | |
JPH03283989A (en) | Color picture coding system | |
Rabbani et al. | An optimized image data compression technique utilized in the Kodak SV9600 still video transceiver | |
KR100195187B1 (en) | Apparatus and method of compressing still image at steady compression rate | |
KR100744442B1 (en) | Improved cascaded compression method and system for digital video and images | |
KR950008640B1 (en) | Image compression coding method and decoding method for bit fixation | |
Mitchell et al. | The standardization of color photographic image data compression |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: VIVO SOFTWARE, INC., MASSACHUSETTS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GIROD, BERND;ERICSSON, STAFFAN;SIGNING DATES FROM 19951201 TO 19951205;REEL/FRAME:027425/0686 Owner name: REALNETWORKS, INC., WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VIVO SOFTWARE, INC.;REEL/FRAME:027425/0816 Effective date: 19980324 |
|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:REALNETWORKS, INC.;REEL/FRAME:028752/0734 Effective date: 20120419 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |