US5835049A - Amplifier for use in time-sharing applications - Google Patents
Amplifier for use in time-sharing applications Download PDFInfo
- Publication number
- US5835049A US5835049A US08/828,977 US82897797A US5835049A US 5835049 A US5835049 A US 5835049A US 82897797 A US82897797 A US 82897797A US 5835049 A US5835049 A US 5835049A
- Authority
- US
- United States
- Prior art keywords
- transistor
- coupled
- transistors
- amplifier
- stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/72—Gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/122—Shared using a single converter or a part thereof for multiple channels, e.g. a residue amplifier for multiple stages
- H03M1/1225—Shared using a single converter or a part thereof for multiple channels, e.g. a residue amplifier for multiple stages using time-division multiplexing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
- H03M1/44—Sequential comparisons in series-connected stages with change in value of analogue signal
- H03M1/442—Sequential comparisons in series-connected stages with change in value of analogue signal using switched capacitors
Abstract
Description
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/828,977 US5835049A (en) | 1997-03-27 | 1997-03-27 | Amplifier for use in time-sharing applications |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/828,977 US5835049A (en) | 1997-03-27 | 1997-03-27 | Amplifier for use in time-sharing applications |
Publications (1)
Publication Number | Publication Date |
---|---|
US5835049A true US5835049A (en) | 1998-11-10 |
Family
ID=25253204
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/828,977 Expired - Lifetime US5835049A (en) | 1997-03-27 | 1997-03-27 | Amplifier for use in time-sharing applications |
Country Status (1)
Country | Link |
---|---|
US (1) | US5835049A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040183567A1 (en) * | 2003-03-20 | 2004-09-23 | Engler David W. | Isolated channel in an integrated circuit |
DE10344354A1 (en) * | 2003-09-24 | 2005-05-12 | Infineon Technologies Ag | Analog-to-digital converter and method for operating an analog-to-digital converter |
US20140368363A1 (en) * | 2013-06-12 | 2014-12-18 | University Of Macau | Sampling front-end for Analog to Digital Converter |
US20150374997A1 (en) * | 2013-03-15 | 2015-12-31 | Alfred E. Mann Foundation For Scientific Research | High voltage monitoring successive approximation analog to digital converter |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3586989A (en) * | 1968-12-31 | 1971-06-22 | Solartron Electronic Group | Time shared amplifiers |
US5212486A (en) * | 1991-12-26 | 1993-05-18 | At&T Bell Laboratories | Cyclic analog-to-digital converter |
US5594445A (en) * | 1992-11-19 | 1997-01-14 | Vlsi Technology, Inc. | Pipelined analog to digital converters and interstage amplifiers for such converters |
-
1997
- 1997-03-27 US US08/828,977 patent/US5835049A/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3586989A (en) * | 1968-12-31 | 1971-06-22 | Solartron Electronic Group | Time shared amplifiers |
US5212486A (en) * | 1991-12-26 | 1993-05-18 | At&T Bell Laboratories | Cyclic analog-to-digital converter |
US5594445A (en) * | 1992-11-19 | 1997-01-14 | Vlsi Technology, Inc. | Pipelined analog to digital converters and interstage amplifiers for such converters |
Non-Patent Citations (6)
Title |
---|
"A 10-b 20-Msample / s Analog-to-Digital Converter", by Stephen H. Lewis et al., IEEE Journal of of Solid-State Circuits, vol. 27. No. 3 Mar. 1992, pp. 351-358. |
"Efficient Circuit Configurations for Algorithmic Analog to Digital Converters", by Krishnaswami Nagaraj, IEEE Transactions on Circuits and Systems--II: Analog and Digital Signal Processing, vol. 40, No. 12, Dec. 1993, pp. 777-785. |
A 10 b 20 Msample / s Analog to Digital Converter , by Stephen H. Lewis et al., IEEE Journal of of Solid State Circuits, vol. 27. No. 3 Mar. 1992, pp. 351 358. * |
All MOS Charge Redistribution Analog to Digital Conversion Techniques Part 1, James L. McCreary and Paul R. Gray, IEEE Journal of Solid State Circuits, vol. SC 10, No. 6, Dec. 1975, pp. 371 379. * |
All -MOS Charge Redistribution Analog-to-Digital Conversion Techniques-Part 1, James L. McCreary and Paul R. Gray, IEEE Journal of Solid-State Circuits, vol. SC-10, No. 6, Dec. 1975, pp. 371-379. |
Efficient Circuit Configurations for Algorithmic Analog to Digital Converters , by Krishnaswami Nagaraj, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 40, No. 12, Dec. 1993, pp. 777 785. * |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040183567A1 (en) * | 2003-03-20 | 2004-09-23 | Engler David W. | Isolated channel in an integrated circuit |
US6975136B2 (en) * | 2003-03-20 | 2005-12-13 | Hewlett-Packard Development Company, L.P. | Isolated channel in an integrated circuit |
DE10344354A1 (en) * | 2003-09-24 | 2005-05-12 | Infineon Technologies Ag | Analog-to-digital converter and method for operating an analog-to-digital converter |
US20050104762A1 (en) * | 2003-09-24 | 2005-05-19 | Dias Victor M.D. | Analog/digital converter and method for operating an analog/digital converter |
US7023373B2 (en) | 2003-09-24 | 2006-04-04 | Infineon Technologies Ag | Multi-stage ADC with shared amplifier and reference voltage selection |
US20060114143A1 (en) * | 2003-09-24 | 2006-06-01 | Dias Victor Manuel D F | Analog/digital converter and method for operating an analog/digital converter |
DE10344354B4 (en) * | 2003-09-24 | 2006-11-02 | Infineon Technologies Ag | Analog-to-digital converter and method for operating an analog-to-digital converter |
US7148834B2 (en) | 2003-09-24 | 2006-12-12 | Infineon Technologies Ag | Analog/digital converter and method for operating an analog/digital converter |
US20150374997A1 (en) * | 2013-03-15 | 2015-12-31 | Alfred E. Mann Foundation For Scientific Research | High voltage monitoring successive approximation analog to digital converter |
US9682237B2 (en) * | 2013-03-15 | 2017-06-20 | Alfred E. Mann Foundation For Scientific Research | High voltage monitoring successive approximation analog to digital converter |
US20140368363A1 (en) * | 2013-06-12 | 2014-12-18 | University Of Macau | Sampling front-end for Analog to Digital Converter |
US8947283B2 (en) * | 2013-06-12 | 2015-02-03 | University Of Macau | Sampling front-end for analog to digital converter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5710563A (en) | Pipeline analog to digital converter architecture with reduced mismatch error | |
US5990820A (en) | Current-mode pipelined ADC with time-interleaved sampling and mixed reference and residue scaling | |
US5489904A (en) | Analog current mode analog/digital converter | |
US6888483B2 (en) | High speed analog to digital converter | |
EP0749205B1 (en) | Switched capacitor gain stage | |
US5861832A (en) | Analog-to-digital converter having amplifier and comparator stages | |
US7030804B2 (en) | Switched-capacitor circuit and pipelined A/D converter | |
US6031480A (en) | Method and apparatus for implementing a pipelined A/D converter with inter-stage amplifiers having no common mode feedback circuitry | |
EP0938189A2 (en) | Multistage analog-to-digital converter employing dither | |
US20040046605A1 (en) | Transconductance amplifiers | |
US5572212A (en) | Pipelined analog to digital converter | |
US5541602A (en) | Multi-phased pipeland analog to digital converter | |
JPH06120827A (en) | A/d converter | |
US6784818B2 (en) | Analog to digital converter with interpolation of reference ladder | |
US5739781A (en) | Sub-ranging analog-to-digital converter with open-loop differential amplifiers | |
US6501412B2 (en) | Analog-to-digital converter including a series of quantizers interconnected in cascade | |
JP4454498B2 (en) | Switched capacitor systems, methods and uses | |
US5835049A (en) | Amplifier for use in time-sharing applications | |
US6150968A (en) | Trimming circuitry for pipeline A/D converter | |
Shih et al. | A fully differential comparator using a switched-capacitor differencing circuit with common-mode rejection | |
JP2762969B2 (en) | Resistor string type D / A converter and serial / parallel type A / D converter | |
EP1008236B1 (en) | Digital-to-analog conversion | |
JP3560433B2 (en) | A / D converter | |
JPH10163875A (en) | Pipeline analog-to-digital converter | |
US20060187104A1 (en) | Method for converting an analog input signal, and analog-to-digital converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LUCENT TECHNOLOGIES INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NAGARAJ, KRISHNASWAMY;REEL/FRAME:008485/0063 Effective date: 19970326 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGERE SYSTEMS LLC;REEL/FRAME:035365/0634 Effective date: 20140804 |
|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |