US5789764A - Antifuse with improved antifuse material - Google Patents
Antifuse with improved antifuse material Download PDFInfo
- Publication number
- US5789764A US5789764A US08/745,096 US74509696A US5789764A US 5789764 A US5789764 A US 5789764A US 74509696 A US74509696 A US 74509696A US 5789764 A US5789764 A US 5789764A
- Authority
- US
- United States
- Prior art keywords
- antifuse
- layer
- conductor
- electrode
- disposed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present invention relates to user-programmable antifuse elements. More particularly, the present invention relates to antifuses having silicon carbide (SiC) based antifuse material layers.
- SiC silicon carbide
- one type of antifuse has an antifuse material disposed between a layer of polysilicon and a metal layer or between a pair of metal conductors which may comprise different metal layers in a multilayer metal semiconductor fabrication process.
- the latter type of antifuse is referred to as a metal-to-metal antifuse.
- Such antifuses usually employ a layer of amorphous silicon as the antifuse material, although they may also employ other antifuse materials, such as oxide, nitride, oxide-nitride, nitride-oxide, oxide-nitride-oxide, nitride, -oxide-nitride layers, or combinations of amorphous silicon with thin dielectric materials and/or barrier layers mentioned above.
- the metal-to-metal antifuse offers the advantage of lower antifuse resistance (on-resistance) after programming. The lower on-resistance of the amorphous silicon metal-to-metal antifuse results from the substitution of metal as the conductive filament element in place of the polysilicon conductive filament of the first type of antifuse.
- antifuses that have been fabricated using amorphous silicon as an antifuse material layer, either by itself, or in combination with one or more oxide or nitride layers include U.S. Pat. No. 5,070,384 to McCollum et al., U.S. Pat. No.
- the electric field is chosen to be above the breakdown voltage of the antifuse.
- the antifuse can change its state from a non-conducting (off) state, where its resistance is in the range of 1 Gohm, to a conducting (on) state where its resistance is less than 1 Mohm and typically in the range of tens of ohms to thousands of ohms.
- a conductive filament is formed between two conductors.
- amorphous silicon antifuses can exhibit switching (read-disturb) behavior, namely the undesired changing of the antifuse from its programmed state back to its unprogrammed state. It has been observed that metal-to-metal amorphous silicon antifuses used in field programmable gate arrays exhibit this read-disturb problem.
- read-disturb switching
- metal-to-metal amorphous silicon antifuses used in field programmable gate arrays exhibit this read-disturb problem.
- its on resistance will be "disturbed” such that it will either increase until the resistance is such that the circuit functionality is affected, or will eventually result in an open-circuit condition.
- the read disturb problems of metal-to-metal antifuses and antifuses employing at least one metal conductor are generally not observed in the diffusion/ONO/polysilicon type antifuse.
- the present inventors have observed from presently-available data that the metal/dielectric/metal antifuses, as well as metal/amorphous silicon/metal antifuses also exhibit a similar read-disturb problem.
- the present inventors have observed that by applying a DC current of either polarity having a magnitude equal to 50% or more of the original programming current level across the metal-amorphous silicon-metal antifuse, the antifuse will revert to its off state through the destruction of the conductive filament. Also, the present inventors have observed that by applying a DC current of either polarity having a magnitude equal to 100% or more of the original programming current level across the metal-dielectric-metal antifuse, the antifuse will revert to its off state through the destruction of the conductive filament. While the on resistance of a positively programmed antifuse can be disturbed by a positive DC voltage stress, the disturb probability is much higher for the reverse DC stressed antifuse. In addition, when the operation temperature is raised, the probability of read disturb also increases. This problem severely limits the operating conditions of the metal-to-metal antifuse and thus restricts design flexibility.
- One programming method which helps to solve this problem comprises increasing the programming current or programming voltage.
- the result is that the antifuse operating current is at a level which is much less than the programming current.
- high programming current or programming voltage more power is generated during formation of the conductive filament, resulting in a filament having a larger diameter.
- Such a filament will have higher electromigration resistance and is less likely to be disturbed.
- the operating current since the operating current will be lower in comparison to the programming current, it adds to the electromigration immunity by providing lower current density through the programmed antifuse, resulting in no phase change or major material transport inside the conductive filament.
- Another approach is to add series impedance to the antifuse, limiting the maximum current peak. This reduces the speed enhancing ability of the programmed antifuse as the advantage of the sub-100 ohm fuse is overcome by the series impedance. Consequently, to avoid a reduction in the available speed, a programming current of typically 25 mA or greater is used to minimize the increase delay added by the read disturb effect.
- Another approach to minimizing read disturb is to reduce the thickness of the antifuse material disposed between the antifuse conductors. By reducing the thickness of this layer, a larger conductive filament can be created with the same programming voltage. By supplying the same power to create a conductive filament, an antifuse with larger thickness will have a relatively smaller conductive filament diameter. During operation, such an antifuse will have higher operation current density and is thus more likely to be disturbed due to electromigration of material from the conductive filament.
- tradeoffs are required when providing a thinner antifuse material layer. Assuming use of the same composition of the antifuse material layer, a thinner antifuse material layer will result in lower breakdown voltage, higher leakage current, and increased capacitance. Its use may thus not be desirable since it impacts functionality and reliability.
- an amorphous silicon antifuse layer may be replaced with a low-temperature dielectric.
- Dielectric materials such as oxide, nitride, or combinations of oxide and nitride have lower leakage current and higher breakdown voltage. Therefore, to maintain the same breakdown voltage requirements, the thickness of the antifuse dielectric has to be reduced.
- reducing the thickness of the antifuse material layer results in an increase in the capacitance of the antifuse in its unprogrammed state. This increased capacitance has a negative impact on the product speed.
- an antifuse comprises first and second conductors separated by an antifuse material having a thickness selected to impart a desired target programming voltage to the antifuse.
- the antifuse material is SiC and provides a solid material stable at temperatures below about 350° C. and has a resistivity of greater than about 10 12 ohm-cm.
- the deposition techniques are known in the industry.
- the antifuse material is applied using chemical vapor deposition (CVD) techniques.
- the SiC antifuse material of the present invention may take any one of a number of via antifuse and stacked antifuse forms.
- an interlayer dielectric is formed over a lower antifuse conductor.
- An antifuse via is formed in the interlayer dielectric and, an antifuse material layer according to the present invention is formed in the antifuse via by CVD deposition techniques.
- An upper antifuse conductor is then formed.
- a lower antifuse conductor is formed, and an interlayer dielectric is formed over the lower antifuse conductor.
- An antifuse via is formed in the interlayer dielectric and a conductive plug is formed in the antifuse via and planarized with the upper surface of the interlayer dielectric using known techniques.
- An antifuse layer is then applied using CVD techniques.
- An upper conductor is then formed over the antifuse layer and the upper conductor and antifuse layers are defined using known etching techniques, such as plasma etching.
- a lower antifuse conductor is formed, and an interlayer dielectric is formed over the lower antifuse conductor.
- An antifuse via is formed in the interlayer dielectric and a conductive plug is formed in the antifuse via and planarized with the upper surface of the interlayer dielectric using known techniques.
- An antifuse layer is then applied using CVD techniques.
- a barrier layer is formed over the antifuse layer.
- An upper conductor is then formed over the barrier layer. The upper conductor, barrier layer, and antifuse layer are then defined using known etching techniques.
- a lower antifuse conductor is formed and a barrier layer is formed over the lower antifuse conductor.
- An antifuse layer is then applied using CVD techniques and is defined using known etching techniques.
- An interlayer dielectric is formed over the antifuse layer.
- An antifuse via is formed in the interlayer dielectric and a conductive plug is formed in the antifuse via.
- An upper conductor is then formed over the plug.
- a lower antifuse conductor is formed and a first barrier layer is formed over the lower antifuse conductor.
- An antifuse layer is then applied using CVD techniques and a second barrier layer is formed over the antifuse layer.
- This composite layer is defined using known etching techniques.
- An interlayer dielectric is formed over the second barrier layer.
- An antifuse via is formed in the interlayer dielectric and a conductive (i.e., tungsten) plug is formed in the antifuse via and an upper conductor is then formed over the plug.
- a lower antifuse conductor is formed, and an interlayer dielectric is formed over the lower antifuse conductor.
- An antifuse via is formed in the interlayer dielectric and a conductive plug is formed in the antifuse via and planarized with the upper surface of the interlayer dielectric using known techniques.
- An extra over-etch is performed on the interlayer dielectric exposing the conductive plug, which protrudes from the interlayer dielectric by over 100 nm.
- an antifuse layer is applied using CVD techniques.
- a barrier layer is formed over the antifuse layer.
- Known patterning techniques are used to define the barrier layer and the antifuse layer.
- FIG. 1 is cross-sectional view generally showing an antifuse according to a first embodiment of the present invention.
- FIG. 2 is a cross-sectional view of an antifuse according to a second embodiment of the present invention.
- FIGS. 3a-3c are cross-sectional views of the antifuse of FIG. 2 after the completion of selected steps during its fabrication.
- FIG. 4 is a cross-sectional view of an antifuse according to a third embodiment of the present invention.
- FIGS. 5a-5c are cross-sectional views of the antifuse of FIG. 4 after the completion of selected steps during its fabrication.
- FIG. 6 is a cross-sectional view of an antifuse according to a fourth embodiment of the present invention.
- FIGS. 7a-7c are cross-sectional views of the antifuse of FIG. 6 after the completion of selected steps during its fabrication.
- FIG. 8 is a cross-sectional view of an antifuse according to a fifth embodiment of the present invention.
- FIGS. 9a-9c are cross-sectional views of the antifuse of FIG. 8 after the completion of selected steps during its fabrication.
- FIG. 10 is a cross-sectional view of an antifuse according to a sixth embodiment of the present invention.
- FIGS. 11a-11c are cross-sectional views of the antifuse of FIG. 10 after the completion of selected steps during its fabrication.
- an antifuse comprises first and second conductors separated by an antifuse material composed of silicon carbide (SiC).
- SiC provides an improvement over amorphous silicon because the addition of carbon to the silicon matrix provides a harder and denser material than silicon, providing a stronger and more read-disturb resistant antifuse, while remaining compatible with the different antifuse structures and materials suitable for use with silicon material based antifuses.
- SiC antifuses can be used in structures very similar to amorphous silicon since both materials share similar values for the dielectric constant and leakage, and breakdown voltage.
- the carbon to silicon ratio can be varied over a wide range in order to vary the antifuse characteristics.
- this flexibility in stoichiometry range is bounded by two primary constraints: minimizing the read-disturb effect; and providing for an antifuse material that can withstand fabrication constraints such as heat without suffering from premature and unwanted programming of the antifuse material.
- Having much less carbon than silicon results in an antifuse material that reacts more like silicon, resulting in an undesirable read disturb effect
- having much less silicon than carbon results in an antifuse material that reacts like amorphous carbon, resulting in an antifuse that exhibits no read-disturb effect since it reduces to graphite which is a conductor.
- the ideal stoichiometry range envisioned by the present invention eliminates the read-disturb effect by reducing the antifuse material to graphite forms during programming while avoiding premature programming during the manufacturing process such as withstanding temperatures up to about 350° C.
- the preferred embodiment of the present invention includes an antifuse material that has a carbon to silicon ratio of between about 1:1 and about 1:100 and that has a thickness between 500 to 1500 angstroms.
- FIG. 1 a generalized antifuse 10 according to the first embodiment of the present invention is shown in cross-sectional view.
- Antifuse 10 is fabricated over an insulating layer 12 disposed above a semiconductor substrate 14 as shown in FIG. 1.
- FIG. 1 shows insulating layer 12 to be disposed immediately in contact with substrate 14, other intervening layers may be present depending on the nature of the integrated circuit with which antifuse 10 is used.
- a first or lower conductive conductor 16 is disposed on the upper surface of insulating layer 12.
- First conductive conductor 16 may be formed from metals, such as those known for use in the formation of metal interconnect layers in integrated circuits. Examples of materials to use for first conductive conductor 16 include, but are not limited to aluminum, silicon, copper, titanium, tungsten, and their alloys or nitrides.
- a layer of antifuse material 18 is disposed on the upper surface of first conductive conductor 16.
- the layer of antifuse material 18 is SiC and is configured to provide a breakdown voltage of about 10.5 volts.
- the antifuse material may be applied using chemical vapor deposition (CVD) techniques, such as described in Zhang et al., Parylene-N ILD Properties Under Different Deposition Pressures, Feb. 21-22, 1995 DUMIC Conference, 1995ISMIC-101D/95/0290.
- CVD chemical vapor deposition
- a second conductive conductor 20 is disposed over the upper surface of the layer of antifuse material 18 to complete the antifuse 10 structure of the present invention.
- first and second conductive conductors 16 and 20 may likely comprise portions of metal layers otherwise used to form interconnects between elements on the integrated circuit containing antifuse 10.
- the SiC antifuse material of the present invention may be configured in any one of numerous via-antifuse and stacked-antifuse forms. Depending on the form of the antifuse, one or more methods for applying the antifuse layer to the structure may be employed.
- FIG. 2 is a cross-sectional view of an antifuse according to the second embodiment of the present invention.
- the antifuse 30 of FIG. 2 is formed in a via in an interlayer dielectric (ILD) layer as is known in the art.
- ILD interlayer dielectric
- antifuse 30 is shown formed over an insulating layer 12 formed over substrate 14.
- substrate 14 is non-conductive, insulating layer 12 may not be necessary absent any need for adhesion promotion.
- Antifuse 30 comprises a first conductor 32 disposed on the surface of insulating layer 14.
- First conductor 32 may comprise a metal layer or a metal layer covered with a barrier layer as is known in the art.
- An ILD layer 34 is disposed over the upper surface of first conductor 32 and has an antifuse via 36 formed therein to expose the upper surface of first conductor 32.
- a layer of antifuse material 38 is disposed in antifuse via 36 and a second conductor 44 is disposed over the antifuse material layer that typically extends across at least a portion of the upper surface of the ILD layer 34.
- FIGS. 3a-3c are cross-sectional views of the antifuse of FIG. 2 after the completion of selected steps during its fabrication.
- antifuse 30 is shown after formation of the first conductor 32 and ILD layer 34 over insulating layer 12 on substrate 14.
- First conductor 32 may be formed using deposition techniques, as is known in the art, and ILD layer 34 may comprise an oxide of silicon formed using CVD techniques or thermal oxidation.
- a photomask layer 40 is placed over the ILD layer 34 using conventional photolithography techniques.
- An etching step is performed to form antifuse via 36 in the aperture 42 of photomask layer 40, either using a wet etch or a plasma etch step as is known in the art.
- FIG. 3b shows the structure resulting after the etch step has been completed to expose the upper surface of the first conductor 32 in the bottom of antifuse via 36.
- FIG. 3c shows the structure resulting after the completion of this step.
- the second conductor 44 is formed over the upper surfaces of the ILD 34 and the antifuse material 38 in the antifuse via 36 using commonly-used deposition techniques. The completed structure is shown in FIG. 2.
- a plug formed from a material such as tungsten is used to fill a via, allowing the antifuse material to be applied as a planar layer in a stacked antifuse structure.
- CVD techniques may be used to apply the antifuse material.
- FIG. 4 is a cross-sectional view of an antifuse 50 according to the third embodiment of the present invention
- FIGS. 5a-5c are cross-sectional views of the antifuse 50 of FIG. 4 after the completion of selected steps during its fabrication.
- antifuse 50 is formed over an insulating layer 12 (typically an oxide) disposed on (or over one or more layers above) the surface of substrate 14.
- a first conductor 52 typically formed from the materials previously disclosed herein, is disposed on the upper surface of the insulating layer 12.
- An ILD layer 54 which may be formed from deposited oxide, is disposed on the upper surface of first conductor 52.
- An aperture 56 is formed in the ILD layer 54 and is filled with a plug 58, typically formed from a material such as tungsten.
- the upper surfaces of the plug 58 and the ILD 54 are substantially planar.
- a layer of SiC antifuse material 60 according to the present invention is disposed over the upper surfaces of the plug 58 and the ILD 54.
- a second conductor 62 is disposed on the upper surface of the layer of SiC antifuse material 60.
- the fabrication steps used to form antifuse 50 may be seen with reference to FIGS. 5a-5c, cross-sectional views of the antifuse 50 of FIG. 4 after the completion of selected steps during its fabrication, to which attention is now drawn with reference initially to FIG. 5a.
- the lower or first conductor 52 typically formed from aluminum or titanium using sputtering techniques, is deposited on the upper surface of insulating layer 12.
- An etching step may be employed as is well known in the art to define the layer from which first conductor 52 is formed into various interconnect conductors and antifuse conductors.
- the ILD layer 54 is formed on the upper surface of first conductor 52 from a material such as silicon dioxide.
- a conventional masking step is performed to apply photomask 66 having opening 68 therein and a conventional etching step is performed to form antifuse aperture 64.
- FIG. 5a shows the structure resulting after the completion of these steps but prior to the removal of masking layer 66.
- FIG. 5b masking layer 66 has been removed and a tungsten plug 58 has been formed in the antifuse aperture 64.
- the upper surfaces of the ILD layer 54 and the tungsten plug 58 may be planarized by employing CMP techniques or may be plasma etched using an oxygen-freon plasma, for example.
- FIG. 5B shows the structure resulting after planarization of the upper surface of ILD layer 54 and plug 58.
- the layer of SiC antifuse material 60 is then applied to the upper surfaces of ILD layer 54 and plug 58. Because the upper surfaces of the plug 58 and the ILD layer 54 are substantially planar, the layer of SiC antifuse material 60 may be applied by CVD techniques known in the art. After the layer of SiC antifuse material 60 has been applied, the second conductor 62 is formed from a material such as aluminum, copper, titanium, tungsten, or their alloys, titanium nitrides, or titanium oxides using sputtering techniques.
- the second conductor 62 and the layer of SiC antifuse material 60 are then defined using standard photolithographic and etching techniques.
- a masking layer 70 is applied to define the second conductor 62 and antifuse material 60 layer.
- FIG. 5c shows the structure resulting after the etching step but prior to the removal of the masking layer 70 used to define the second conductor 62 and the layer of SiC antifuse material 60. After removal of the masking layer 70, the finished antifuse 50 structure is shown in FIG. 4.
- the conventional passivation and contact layers present in all such structures are not shown in the figures.
- FIG. 6 is a cross-sectional view of an antifuse 80 according to the fourth embodiment of the present invention.
- FIGS. 7a-7c are cross-sectional views of the antifuse 80 of FIG. 6 after the completion of selected steps during its fabrication.
- the embodiment depicted in FIGS. 6 and 7a-7c is quite similar to the embodiment depicted in FIGS. 4 and 5a-5c except that layers of barrier metal isolate the layer of SiC antifuse material from the surrounding structures.
- FIG. 6 shows antifuse 80 formed over an insulating layer 12 (typically an oxide) that is disposed on (or over one or more layers above) the surface of substrate 14.
- a first conductor 82 typically formed from aluminum, titanium, or tungsten alloys, is disposed on the upper surface of the insulating layer 12.
- An ILD layer 84 which may be formed from silicon dioxide, is disposed on the upper surface of first conductor 82.
- An aperture 86 is formed in the ILD layer 84 and is filled with a plug 88, typically formed from a material such as tungsten, or titanium alloys or nitride. The upper surfaces of the plug 88 and the ILD layer 84 are substantially planar.
- a first barrier metal layer 90 is disposed over the upper surfaces of the plug 88 and the ILD layer 84.
- a layer of SiC antifuse material 92 according to the present invention is disposed on the upper surface of the first barrier metal layer 90.
- a second barrier metal layer 94 is disposed on the upper surface of the layer of SiC antifuse material 92 and forms at least part of a second conductor.
- a second conductor 96 is shown in FIG. 6 forming the majority of the thickness of the second conductor.
- first and second barrier metal layers 90 and 94 are used to protect the antifuse material layer. Instances in which such layers may be employed would include tungsten, or titanium alloys or nitrides.
- FIGS. 7a-7c include cross-sectional views of the antifuse 80 of FIG. 6 after the completion of selected steps during its fabrication, to which attention is now drawn with reference initially to FIG. 7a.
- the lower or first conductor 82 formed from aluminum or titanium nitride using sputtering techniques, is deposited on the upper surface of insulating layer 12.
- an etching step may be employed as is well known in the art to define the layer from which first conductor 82 is formed into various interconnect conductors and antifuse conductors.
- the ILD layer 84 is formed on the upper surface of first conductor 82 from a material such as silicon dioxide.
- Masking layer 98, having an opening 100 is applied to the surface of ILD layer 84 using conventional photolithography technology.
- An etching step is then performed to form aperture 86.
- FIG. 7a shows the structure resulting after the completion of these steps but prior to the removal of masking layer 98 used to define aperture 86.
- first barrier layer 90 is formed from a material such as titanium nitride using sputtering techniques.
- the layer of SiC antifuse material 92 may be applied by CVD techniques. After the layer of SiC antifuse material 92 has been applied, the second barrier metal layer 94 is formed on its upper surface from a material such as titanium nitride using sputtering techniques. The second conductor 96 is then formed on the upper surface of the second barrier metal layer 94 from a material such as aluminum using sputtering techniques. FIG. 7b shows the structure resulting after formation of second conductor 96 has been completed.
- FIG. 7c the second conductor 96, second barrier metal layer 94, and the layer of SiC antifuse material 92 are then defined.
- a masking layer 102 is applied using standard photolithographic and etching techniques.
- FIG. 7c shows the structure resulting after the etching step but prior to the removal of the masking layer 102 used to define the sandwich structure comprising second conductor 96, second barrier metal layer 94 and the layer of SiC antifuse material 92.
- the finished antifuse structure is shown in FIG. 6.
- those of ordinary skill in the art will recognize that the conventional passivation and contact layers present in all such microcircuit structures are not shown in FIG. 6.
- FIG. 8 is a cross-sectional view of an antifuse 110 according to a fifth embodiment of the present invention.
- the antifuse embodiment depicted in FIGS. 8 and 9a-9c, as well as the related embodiment depicted in FIGS. 10 and 11a-11c, is also a stacked antifuse structure, however, those of ordinary skill in the art will realize that it is somewhat inverted from the antifuse embodiments of those figures since the layer of SiC antifuse material is positioned under the ILD layer.
- antifuse 110 is formed over an insulating layer 12 (typically an oxide) disposed on (or over one or more layers above) the surface of substrate 14.
- a first conductor 112 typically formed from aluminum, is disposed on the upper surface of the insulating layer 12.
- a barrier metal layer 114 is disposed on the upper surface of first conductor 112.
- a layer of SiC antifuse material 116 according to the present invention is disposed over the upper surfaces of the barrier metal layer 114.
- An ILD layer 118 which may be formed from silicon dioxide, is disposed on the upper surface of the layer of SiC antifuse material 116.
- An aperture 120 is formed in the ILD layer 118 and is filled with a plug 122, that is typically formed from a material such as tungsten. The upper surfaces of the plug 122 and the ILD layer 118 are substantially planar.
- a second conductor 124 is disposed on the upper surfaces of the ILD layer 118 and the plug 122.
- FIGS. 9a-9c which include cross-sectional views of the antifuse 110 of FIG. 8 after the completion of selected steps during its fabrication, and to which attention is now drawn with reference initially to FIG. 9a.
- the lower or first conductor 112 formed from aluminum using sputtering techniques, is deposited on the upper surface of insulating layer 12.
- a barrier metal layer 114 is formed on the upper surface of first conductor 112.
- An etching step (not illustrated) may be employed as is well known in the art to define the composite layers from which first conductor 112 and barrier metal layer 114 are formed into various interconnect conductors and antifuse conductors.
- the layer of SiC antifuse material 116 is then formed on the upper surface of barrier metal layer 114.
- FIG. 9a shows the structure resulting after the completion of these steps.
- the ILD layer 118 is formed on the upper surface of antifuse material 116 from a material such as silicon dioxide.
- a conventional masking step is used to apply masking layer 126 having opening 128.
- a conventional etching step is performed to form aperture 120.
- FIG. 9b shows the structure resulting after the completion of these steps but prior to the removal of masking layer 126 used to define aperture 120.
- masking layer 126 has been removed and a tungsten plug 122 has been formed in the aperture 120.
- the upper surfaces of the ILD layer 118 and the tungsten plug 122 may be planarized by employing CMP techniques or may be plasma etched using an oxygen-freon plasma, for example.
- the second conductor 124 is then formed from a material such as aluminum using sputtering techniques.
- the second conductor 124 is then defined using standard photolithographic and etching techniques.
- a masking layer 130 applied using standard photolithographic techniques, is used to define second conductor 124 as is known in the art.
- FIG. 9c shows the structure resulting after the etching step but prior to the removal of the masking layer 130 used to define the second conductor 124. After removal of the masking layer 130, the finished antifuse structure 110 is shown in FIG. 8.
- the conventional passivation and contact layers present in all such structures are not shown in the figures.
- Antifuse 140 is formed over an insulating layer 12 (typically an oxide) disposed on (or over one or more layers above) the surface of substrate 14.
- a first conductor 142 typically formed from aluminum, is disposed on the upper surface of the insulating layer 12.
- a first barrier metal layer 144 is disposed on the upper surface of first conductor 142.
- a layer of SiC antifuse material 146 according to the present invention is disposed over the upper surfaces of the barrier metal layer 144.
- a second barrier layer 148 is disposed on the upper surface of the layer of SiC antifuse material 146.
- An ILD layer 150 which may be formed from silicon dioxide, is disposed on the upper surface of the layer of second barrier layer 148.
- An aperture 152 is formed in the ILD layer 150, and is filled with a plug 154 that is typically formed from a material such as tungsten.
- the upper surfaces of the plug 154 and the ILD layer 150 are substantially planar.
- a second conductor 156 is disposed on the upper surfaces of the ILD layer 150 and the plug 154.
- FIGS. 11a-11c which include cross-sectional views of the antifuse 140 of FIG. 10 after the completion of selected steps during its fabrication, and to which attention is now drawn with reference initially to FIG. 11a.
- the lower or first conductor 142 formed from aluminum using sputtering techniques, is deposited on the upper surface of insulating layer 12.
- a first barrier metal layer 144 is formed on the upper surface of first conductor 142.
- An etching step (not shown) may be employed as is well known in the art to define the composite layers from which first conductor 142 and first metal barrier layer 144 are formed into various interconnect conductors and antifuse conductors.
- the layer of SiC antifuse material 146 is then formed on the upper surface of first barrier metal layer 144.
- a second barrier layer 148 is then formed on the upper surface of antifuse material 146.
- the stack comprising the second barrier layer 148 and the antifuse material layer 146 is then defined using masking layer 158 and conventional etching steps.
- FIG. 11a shows the structure resulting after the completion of these steps but prior to the removal of masking layer 158.
- FIG. 11b masking layer 158 has been removed and the ILD layer 150 is formed on the upper surface of the defined stack comprising second barrier layer 148, the antifuse material layer 146 and the first barrier metal layer 144.
- a masking layer 160 having a mask opening 162 is formed over the surface of the ILD layer 150 using conventional photolithography techniques.
- a conventional etching step is performed to form an aperture 152 in ILD layer 150.
- FIG. 11b shows the structure resulting from a completion of these steps but prior to the removal of masking layer 160 used to define aperture 152.
- masking layer 160 has been removed and a tungsten plug 154 has been formed in the aperture 152.
- the upper surfaces of the ILD layer 150 and the tungsten plug 154 may be planarized by employing CMP techniques or may be plasma etched using an oxygen-freon plasma, for example.
- the second conductor 156 is then formed from a material such as titanium nitride, using sputtering techniques.
- the second conductor 156 is then defined using standard photolithographic and etching techniques.
- a masking layer 170 is applied, exposed, and developed using conventional photolithography techniques.
- a conventional etching step is then performed to define second conductor 156.
- FIG. 11c shows the structure resulting after the etching step but prior to removal of the masking layer 170.
- the finished antifuse 140 structure is shown in FIG. 10.
- the first conductors of the antifuses disclosed herein may have thicknesses of from about 5,000 angstroms to about 1 micron.
- the antifuse layers may have thicknesses ranging from about 500 angstroms to about 1,500 angstroms for practical integrated circuits, and larger thicknesses for applications such as programmable printed circuit boards or the like, the individual thickness of any antifuse depending of course on the desired programming voltage.
- the programming voltages should be about 10.5 volts.
- the interlayer dielectric thicknesses may typically be in the range from about 5,000 angstroms to about 1.5 microns.
- Antifuse vias may have aperture areas as small as 0.4 microns on each side or greater.
- Upper conductor thicknesses are typically about 1 micron or greater.
- barrier layer thicknesses are typically 2,000 angstroms thick, since their purpose is to prevent aluminum or other metals from the conductors from diffusing into the antifuse material layer.
Abstract
Description
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/745,096 US5789764A (en) | 1995-04-14 | 1996-11-07 | Antifuse with improved antifuse material |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/423,518 US5592016A (en) | 1995-04-14 | 1995-04-14 | Antifuse with improved antifuse material |
US08/745,096 US5789764A (en) | 1995-04-14 | 1996-11-07 | Antifuse with improved antifuse material |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/423,518 Continuation-In-Part US5592016A (en) | 1995-04-14 | 1995-04-14 | Antifuse with improved antifuse material |
Publications (1)
Publication Number | Publication Date |
---|---|
US5789764A true US5789764A (en) | 1998-08-04 |
Family
ID=46252322
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/745,096 Expired - Lifetime US5789764A (en) | 1995-04-14 | 1996-11-07 | Antifuse with improved antifuse material |
Country Status (1)
Country | Link |
---|---|
US (1) | US5789764A (en) |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5986322A (en) * | 1995-06-06 | 1999-11-16 | Mccollum; John L. | Reduced leakage antifuse structure |
US6111302A (en) | 1993-11-22 | 2000-08-29 | Actel Corporation | Antifuse structure suitable for VLSI application |
US6114714A (en) * | 1995-11-07 | 2000-09-05 | Gangopadhyay; Shubhra | Antifuse development using α-c:h,n,f thin films |
US6124193A (en) | 1995-06-02 | 2000-09-26 | Actel Corporation | Raised tungsten plug antifuse and fabrication processes |
US6150705A (en) * | 1993-07-07 | 2000-11-21 | Actel Corporation | Dielectric-polysilicon-dielectric-polysilicon-dielectric antifuse for field programmable logic application |
US6303486B1 (en) * | 2000-01-28 | 2001-10-16 | Advanced Micro Devices, Inc. | Method of fabricating copper-based semiconductor devices using a sacrificial dielectric layer and an unconstrained copper anneal |
US6380003B1 (en) | 1999-12-22 | 2002-04-30 | International Business Machines Corporation | Damascene anti-fuse with slot via |
US6506981B1 (en) | 2000-11-22 | 2003-01-14 | Janusz B. Liberkowski | Interconnect structure having fuse or anti-fuse links between profiled apertures |
US6638794B2 (en) * | 2002-01-04 | 2003-10-28 | Vanguard International Semiconductor Corp. | Method for fabricating an anti-fuse in programmable interconnections |
US20030205723A1 (en) * | 2001-10-02 | 2003-11-06 | Hawley Frank W. | Metal-to-metal antifuse employing carbon-containing antifuse material |
US6728126B1 (en) | 2002-12-20 | 2004-04-27 | Actel Corporation | Programming methods for an amorphous carbon metal-to-metal antifuse |
US6888215B2 (en) | 2000-04-27 | 2005-05-03 | International Business Machines Corporation | Dual damascene anti-fuse with via before wire |
US6965156B1 (en) * | 2002-12-27 | 2005-11-15 | Actel Corporation | Amorphous carbon metal-to-metal antifuse with adhesion promoting layers |
WO2005081976A3 (en) * | 2004-02-20 | 2006-01-12 | Actel Corp | Reprogrammable metal-to-metal antifuse employing carbon-containing antifuse material |
US20060011959A1 (en) * | 2004-07-19 | 2006-01-19 | Jae-Hyun Park | Semiconductor devices having a planarized insulating layer and methods of forming the same |
US20070145594A1 (en) * | 2005-12-28 | 2007-06-28 | Dongbu Electronics Co., Ltd. | Semiconductor device and method for manufacturing the same |
US7390726B1 (en) | 2001-10-02 | 2008-06-24 | Actel Corporation | Switching ratio and on-state resistance of an antifuse programmed below 5 mA and having a Ta or TaN barrier metal layer |
US7393722B1 (en) | 2001-10-02 | 2008-07-01 | Actel Corporation | Reprogrammable metal-to-metal antifuse employing carbon-containing antifuse material |
US20090292937A1 (en) * | 2003-07-31 | 2009-11-26 | Actel Corporation | Programmable system on a chip |
EP2583324B1 (en) * | 2010-06-18 | 2017-04-05 | SanDisk Technologies LLC | Memory cell with resistance-switching layers including breakdown layer |
US9754903B2 (en) * | 2015-10-29 | 2017-09-05 | Globalfoundries Inc. | Semiconductor structure with anti-efuse device |
US20180025980A1 (en) * | 2016-07-20 | 2018-01-25 | International Business Machines Corporation | Electrical antifuse having airgap or solid core |
US10236251B2 (en) | 2016-07-20 | 2019-03-19 | International Business Machines Corporation | Method for providing electrical antifuse including phase change material |
CN110061129A (en) * | 2018-01-18 | 2019-07-26 | 南京大学 | A kind of super low-power consumption double potential barrier nano-silicon resistance-variable storing device and preparation method thereof |
Citations (82)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3675090A (en) * | 1968-11-04 | 1972-07-04 | Energy Conversion Devices Inc | Film deposited semiconductor devices |
US3717852A (en) * | 1971-09-17 | 1973-02-20 | Ibm | Electronically rewritable read-only memory using via connections |
US4361599A (en) * | 1981-03-23 | 1982-11-30 | National Semiconductor Corporation | Method of forming plasma etched semiconductor contacts |
US4398335A (en) * | 1980-12-09 | 1983-08-16 | Fairchild Camera & Instrument Corporation | Multilayer metal silicide interconnections for integrated circuits |
US4441247A (en) * | 1981-06-29 | 1984-04-10 | Intel Corporation | Method of making MOS device by forming self-aligned polysilicon and tungsten composite gate |
US4489481A (en) * | 1982-09-20 | 1984-12-25 | Texas Instruments Incorporated | Insulator and metallization method for VLSI devices with anisotropically-etched contact holes |
US4507673A (en) * | 1979-10-13 | 1985-03-26 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor memory device |
JPS60242678A (en) * | 1984-05-17 | 1985-12-02 | Seiko Epson Corp | Semiconductor memory device |
WO1987000969A1 (en) * | 1985-07-29 | 1987-02-12 | American Telephone & Telegraph Company | Three-level interconnection scheme for integrated circuits |
US4647340A (en) * | 1986-03-31 | 1987-03-03 | Ncr Corporation | Programmable read only memory using a tungsten fuse |
US4651409A (en) * | 1984-02-09 | 1987-03-24 | Ncr Corporation | Method of fabricating a high density, low power, merged vertical fuse/bipolar transistor |
WO1987002827A1 (en) * | 1985-10-29 | 1987-05-07 | 4C Electronics, Inc. | Programmable integrated crosspoint switch |
US4732865A (en) * | 1986-10-03 | 1988-03-22 | Tektronix, Inc. | Self-aligned internal mobile ion getter for multi-layer metallization on integrated circuits |
US4740485A (en) * | 1986-07-22 | 1988-04-26 | Monolithic Memories, Inc. | Method for forming a fuse |
US4748490A (en) * | 1985-08-01 | 1988-05-31 | Texas Instruments Incorporated | Deep polysilicon emitter antifuse memory cell |
US4751197A (en) * | 1984-07-18 | 1988-06-14 | Texas Instruments Incorporated | Make-link programming of semiconductor devices using laser enhanced thermal breakdown of insulator |
US4796075A (en) * | 1983-12-21 | 1989-01-03 | Advanced Micro Devices, Inc. | Fusible link structure for integrated circuits |
US4822753A (en) * | 1988-05-09 | 1989-04-18 | Motorola, Inc. | Method for making a w/tin contact |
EP0323078A2 (en) * | 1987-12-28 | 1989-07-05 | Actel Corporation | Electrically-programmable low-impedance anti-fuse element |
US4847732A (en) * | 1983-09-15 | 1989-07-11 | Mosaic Systems, Inc. | Wafer and method of making same |
US4907064A (en) * | 1986-09-08 | 1990-03-06 | Nec Corporation | Semiconductor device having silicon oxynitride film with improved moisture resistance |
US4912066A (en) * | 1984-07-18 | 1990-03-27 | Texas Instruments Incorporated | Make-link programming of semiconductor devices using laser-enhanced thermal breakdown of insulator |
US4914055A (en) * | 1989-08-24 | 1990-04-03 | Advanced Micro Devices, Inc. | Semiconductor antifuse structure and method |
US4920072A (en) * | 1988-10-31 | 1990-04-24 | Texas Instruments Incorporated | Method of forming metal interconnects |
US4943538A (en) * | 1986-05-09 | 1990-07-24 | Actel Corporation | Programmable low impedance anti-fuse element |
US4981813A (en) * | 1987-02-24 | 1991-01-01 | Sgs-Thomson Microelectronics, Inc. | Pad oxide protect sealed interface isolation process |
EP0416903A2 (en) * | 1989-09-07 | 1991-03-13 | Quicklogic Corporation | Method of fabricating a programmable interconnect structure |
US5010039A (en) * | 1989-05-15 | 1991-04-23 | Ku San Mei | Method of forming contacts to a semiconductor device |
EP0436387A2 (en) * | 1990-01-03 | 1991-07-10 | Hewlett-Packard Company | Single chamber via etch through a dual-layer dielectric |
EP0452091A2 (en) * | 1990-04-12 | 1991-10-16 | Actel Corporation | Electrically programmable antifuse element and method of forming it |
EP0455414A1 (en) * | 1990-04-30 | 1991-11-06 | AT&T Corp. | Integrated circuits having antifuses |
US5087589A (en) * | 1987-06-12 | 1992-02-11 | Massachusetts Institute Of Technology | Selectively programmable interconnections in multilayer integrated circuits |
US5093711A (en) * | 1988-10-14 | 1992-03-03 | Seiko Epson Corporation | Semiconductor device |
US5095362A (en) * | 1990-10-23 | 1992-03-10 | Instant Circuit Corporation | Method for reducing resistance for programmed antifuse |
US5100827A (en) * | 1991-02-27 | 1992-03-31 | At&T Bell Laboratories | Buried antifuse |
US5134457A (en) * | 1986-05-09 | 1992-07-28 | Actel Corporation | Programmable low-impedance anti-fuse element |
WO1992013359A1 (en) * | 1991-01-17 | 1992-08-06 | Crosspoint Solutions, Inc. | An improved antifuse circuit structure for use in a field programmable gate array and method of manufacture thereof |
EP0500034A1 (en) * | 1991-02-19 | 1992-08-26 | Texas Instruments Incorporated | Sidewall anti-fuse structure and method for making |
EP0501120A2 (en) * | 1991-01-22 | 1992-09-02 | Myson Technology, Inc. | Programmable antifuse structure, process, logic cell and architecture for programmable integrated circuits |
WO1992020109A1 (en) * | 1991-05-03 | 1992-11-12 | Crosspoint Solutions, Inc. | A plug contact with antifuse and method of manufacture thereof |
WO1992021154A1 (en) * | 1991-05-10 | 1992-11-26 | Quicklogic Corporation | Amorphous silicon antifuses and methods for fabrication thereof |
WO1992022088A1 (en) * | 1991-06-04 | 1992-12-10 | Vlsi Technology, Inc. | Anti-fuse structures and methods for making same |
US5171715A (en) * | 1991-11-12 | 1992-12-15 | Actel Corporation | Process for fabricating electrically programmable antifuse element |
US5181096A (en) * | 1990-04-12 | 1993-01-19 | Actel Corporation | Electrically programmable antifuse incorporating dielectric and amorphous silicon interlayer |
WO1993003499A1 (en) * | 1991-07-26 | 1993-02-18 | Vlsi Technology, Inc. | Anti-fuse structures and methods for making same |
EP0529820A1 (en) * | 1991-08-26 | 1993-03-03 | Actel Corporation | Elevated metal-to-metal antifuse structures and fabrication processes |
WO1993005514A1 (en) * | 1991-09-04 | 1993-03-18 | Vlsi Technology, Inc. | Anti-fuse structures and methods for making same |
US5196724A (en) * | 1991-04-26 | 1993-03-23 | Quicklogic Corporation | Programmable interconnect structures and programmable integrated circuits |
US5242851A (en) * | 1991-07-16 | 1993-09-07 | Samsung Semiconductor, Inc. | Programmable interconnect device and method of manufacturing same |
US5248632A (en) * | 1992-09-29 | 1993-09-28 | Texas Instruments Incorporated | Method of forming an antifuse |
US5258643A (en) * | 1991-07-25 | 1993-11-02 | Massachusetts Institute Of Technology | Electrically programmable link structures and methods of making same |
US5266829A (en) * | 1986-05-09 | 1993-11-30 | Actel Corporation | Electrically-programmable low-impedance anti-fuse element |
US5272666A (en) * | 1991-10-18 | 1993-12-21 | Lattice Semiconductor Corporation | Programmable semiconductor antifuse structure and method of fabricating |
US5272101A (en) * | 1990-04-12 | 1993-12-21 | Actel Corporation | Electrically programmable antifuse and fabrication processes |
JPH0629396A (en) * | 1992-03-27 | 1994-02-04 | Internatl Business Mach Corp <Ibm> | Electrically programmable antifuse |
US5284788A (en) * | 1992-09-25 | 1994-02-08 | Texas Instruments Incorporated | Method and device for controlling current in a circuit |
WO1994005041A1 (en) * | 1992-08-21 | 1994-03-03 | Xilinx, Inc. | Antifuse structure and method for forming |
US5300456A (en) * | 1993-06-17 | 1994-04-05 | Texas Instruments Incorporated | Metal-to-metal antifuse structure |
EP0592078A1 (en) * | 1992-09-23 | 1994-04-13 | Actel Corporation | Antifuse element and fabrication method |
US5308795A (en) * | 1992-11-04 | 1994-05-03 | Actel Corporation | Above via metal-to-metal antifuse |
US5318924A (en) * | 1991-10-03 | 1994-06-07 | Hewlett-Packard Company | Nitridation of titanium-tungsten interconnects |
US5322812A (en) * | 1991-03-20 | 1994-06-21 | Crosspoint Solutions, Inc. | Improved method of fabricating antifuses in an integrated circuit device and resulting structure |
EP0602836A1 (en) * | 1992-12-17 | 1994-06-22 | AT&T Corp. | Self-aligned vertical antifuse |
JPH06260558A (en) * | 1992-12-18 | 1994-09-16 | Internatl Business Mach Corp <Ibm> | Programmable anti-fuse element |
JPH06310604A (en) * | 1993-04-20 | 1994-11-04 | Kawasaki Steel Corp | Semiconductor device |
US5381035A (en) * | 1992-09-23 | 1995-01-10 | Chen; Wenn-Jei | Metal-to-metal antifuse including etch stop layer |
EP0662712A1 (en) * | 1994-01-06 | 1995-07-12 | Texas Instruments Incorporated | Antifuse and method of manufacturing it |
US5440167A (en) * | 1994-02-23 | 1995-08-08 | Crosspoint Solutions, Inc. | Antifuse with double via contact and method of manufacture therefor |
US5447880A (en) * | 1992-12-22 | 1995-09-05 | At&T Global Information Solutions Company | Method for forming an amorphous silicon programmable element |
US5449947A (en) * | 1993-07-07 | 1995-09-12 | Actel Corporation | Read-disturb tolerant metal-to-metal antifuse and fabrication method |
EP0684646A1 (en) * | 1994-05-20 | 1995-11-29 | Texas Instruments Incorporated | Antifuse and method of manufacturing it |
US5493146A (en) * | 1994-07-14 | 1996-02-20 | Vlsi Technology, Inc. | Anti-fuse structure for reducing contamination of the anti-fuse material |
US5514900A (en) * | 1994-03-31 | 1996-05-07 | Crosspoint Solutions, Inc. | Mutlilayered antifuse with intermediate metal layer |
US5521440A (en) * | 1994-05-25 | 1996-05-28 | Crosspoint Solutions, Inc. | Low-capacitance, plugged antifuse and method of manufacture therefor |
US5557136A (en) * | 1991-04-26 | 1996-09-17 | Quicklogic Corporation | Programmable interconnect structures and programmable integrated circuits |
US5573971A (en) * | 1995-12-29 | 1996-11-12 | Cypress Semiconductor, Corporation | Planar antifuse and method of fabrication |
US5581111A (en) * | 1993-07-07 | 1996-12-03 | Actel Corporation | Dielectric-polysilicon-dielectric antifuse for field programmable logic applications |
WO1996039717A1 (en) * | 1995-06-06 | 1996-12-12 | Actel Corporation | Reduced leakage antifuse structure and fabrication method |
US5592016A (en) * | 1995-04-14 | 1997-01-07 | Actel Corporation | Antifuse with improved antifuse material |
US5623160A (en) * | 1995-09-14 | 1997-04-22 | Liberkowski; Janusz B. | Signal-routing or interconnect substrate, structure and apparatus |
US5661071A (en) * | 1996-04-01 | 1997-08-26 | Chartered Semiconductor Manufacturing Pte Ltd | Method of making an antifuse cell with tungsten silicide electrode |
US5679974A (en) * | 1994-09-29 | 1997-10-21 | Kawasaki Steel Corporation | Antifuse element and semiconductor device having antifuse elements |
-
1996
- 1996-11-07 US US08/745,096 patent/US5789764A/en not_active Expired - Lifetime
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3675090A (en) * | 1968-11-04 | 1972-07-04 | Energy Conversion Devices Inc | Film deposited semiconductor devices |
US3717852A (en) * | 1971-09-17 | 1973-02-20 | Ibm | Electronically rewritable read-only memory using via connections |
US4507673A (en) * | 1979-10-13 | 1985-03-26 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor memory device |
US4398335A (en) * | 1980-12-09 | 1983-08-16 | Fairchild Camera & Instrument Corporation | Multilayer metal silicide interconnections for integrated circuits |
US4361599A (en) * | 1981-03-23 | 1982-11-30 | National Semiconductor Corporation | Method of forming plasma etched semiconductor contacts |
US4441247A (en) * | 1981-06-29 | 1984-04-10 | Intel Corporation | Method of making MOS device by forming self-aligned polysilicon and tungsten composite gate |
US4489481A (en) * | 1982-09-20 | 1984-12-25 | Texas Instruments Incorporated | Insulator and metallization method for VLSI devices with anisotropically-etched contact holes |
US4847732A (en) * | 1983-09-15 | 1989-07-11 | Mosaic Systems, Inc. | Wafer and method of making same |
US4796075A (en) * | 1983-12-21 | 1989-01-03 | Advanced Micro Devices, Inc. | Fusible link structure for integrated circuits |
US4651409A (en) * | 1984-02-09 | 1987-03-24 | Ncr Corporation | Method of fabricating a high density, low power, merged vertical fuse/bipolar transistor |
JPS60242678A (en) * | 1984-05-17 | 1985-12-02 | Seiko Epson Corp | Semiconductor memory device |
US4751197A (en) * | 1984-07-18 | 1988-06-14 | Texas Instruments Incorporated | Make-link programming of semiconductor devices using laser enhanced thermal breakdown of insulator |
US4912066A (en) * | 1984-07-18 | 1990-03-27 | Texas Instruments Incorporated | Make-link programming of semiconductor devices using laser-enhanced thermal breakdown of insulator |
WO1987000969A1 (en) * | 1985-07-29 | 1987-02-12 | American Telephone & Telegraph Company | Three-level interconnection scheme for integrated circuits |
US4748490A (en) * | 1985-08-01 | 1988-05-31 | Texas Instruments Incorporated | Deep polysilicon emitter antifuse memory cell |
WO1987002827A1 (en) * | 1985-10-29 | 1987-05-07 | 4C Electronics, Inc. | Programmable integrated crosspoint switch |
US4647340A (en) * | 1986-03-31 | 1987-03-03 | Ncr Corporation | Programmable read only memory using a tungsten fuse |
US5266829A (en) * | 1986-05-09 | 1993-11-30 | Actel Corporation | Electrically-programmable low-impedance anti-fuse element |
US4943538A (en) * | 1986-05-09 | 1990-07-24 | Actel Corporation | Programmable low impedance anti-fuse element |
US4899205A (en) * | 1986-05-09 | 1990-02-06 | Actel Corporation | Electrically-programmable low-impedance anti-fuse element |
US5134457A (en) * | 1986-05-09 | 1992-07-28 | Actel Corporation | Programmable low-impedance anti-fuse element |
US4740485A (en) * | 1986-07-22 | 1988-04-26 | Monolithic Memories, Inc. | Method for forming a fuse |
US4907064A (en) * | 1986-09-08 | 1990-03-06 | Nec Corporation | Semiconductor device having silicon oxynitride film with improved moisture resistance |
US4732865A (en) * | 1986-10-03 | 1988-03-22 | Tektronix, Inc. | Self-aligned internal mobile ion getter for multi-layer metallization on integrated circuits |
US4981813A (en) * | 1987-02-24 | 1991-01-01 | Sgs-Thomson Microelectronics, Inc. | Pad oxide protect sealed interface isolation process |
US5087589A (en) * | 1987-06-12 | 1992-02-11 | Massachusetts Institute Of Technology | Selectively programmable interconnections in multilayer integrated circuits |
EP0323078A2 (en) * | 1987-12-28 | 1989-07-05 | Actel Corporation | Electrically-programmable low-impedance anti-fuse element |
US4822753A (en) * | 1988-05-09 | 1989-04-18 | Motorola, Inc. | Method for making a w/tin contact |
US5093711A (en) * | 1988-10-14 | 1992-03-03 | Seiko Epson Corporation | Semiconductor device |
US4920072A (en) * | 1988-10-31 | 1990-04-24 | Texas Instruments Incorporated | Method of forming metal interconnects |
US5010039A (en) * | 1989-05-15 | 1991-04-23 | Ku San Mei | Method of forming contacts to a semiconductor device |
EP0414361A2 (en) * | 1989-08-24 | 1991-02-27 | Advanced Micro Devices, Inc. | Semiconductor antifuse structure and method |
US4914055A (en) * | 1989-08-24 | 1990-04-03 | Advanced Micro Devices, Inc. | Semiconductor antifuse structure and method |
EP0671767A2 (en) * | 1989-08-24 | 1995-09-13 | Advanced Micro Devices, Inc. | Semiconductor antifuse structure and method |
EP0416903A2 (en) * | 1989-09-07 | 1991-03-13 | Quicklogic Corporation | Method of fabricating a programmable interconnect structure |
EP0436387A2 (en) * | 1990-01-03 | 1991-07-10 | Hewlett-Packard Company | Single chamber via etch through a dual-layer dielectric |
US5070384A (en) * | 1990-04-12 | 1991-12-03 | Actel Corporation | Electrically programmable antifuse element incorporating a dielectric and amorphous silicon interlayer |
EP0452091A2 (en) * | 1990-04-12 | 1991-10-16 | Actel Corporation | Electrically programmable antifuse element and method of forming it |
US5272101A (en) * | 1990-04-12 | 1993-12-21 | Actel Corporation | Electrically programmable antifuse and fabrication processes |
US5181096A (en) * | 1990-04-12 | 1993-01-19 | Actel Corporation | Electrically programmable antifuse incorporating dielectric and amorphous silicon interlayer |
JPH04229635A (en) * | 1990-04-30 | 1992-08-19 | American Teleph & Telegr Co <Att> | Integrated circuit provided with antifuse |
EP0455414A1 (en) * | 1990-04-30 | 1991-11-06 | AT&T Corp. | Integrated circuits having antifuses |
US5095362A (en) * | 1990-10-23 | 1992-03-10 | Instant Circuit Corporation | Method for reducing resistance for programmed antifuse |
US5493147A (en) * | 1991-01-17 | 1996-02-20 | Crosspoint Solutions, Inc. | Antifuse circuit structure for use in a field programmable gate array and method of manufacture thereof |
WO1992013359A1 (en) * | 1991-01-17 | 1992-08-06 | Crosspoint Solutions, Inc. | An improved antifuse circuit structure for use in a field programmable gate array and method of manufacture thereof |
EP0501120A2 (en) * | 1991-01-22 | 1992-09-02 | Myson Technology, Inc. | Programmable antifuse structure, process, logic cell and architecture for programmable integrated circuits |
US5166556A (en) * | 1991-01-22 | 1992-11-24 | Myson Technology, Inc. | Programmable antifuse structure, process, logic cell and architecture for programmable integrated circuits |
EP0500034A1 (en) * | 1991-02-19 | 1992-08-26 | Texas Instruments Incorporated | Sidewall anti-fuse structure and method for making |
EP0501687A2 (en) * | 1991-02-27 | 1992-09-02 | AT&T Corp. | Buried antifuse |
US5100827A (en) * | 1991-02-27 | 1992-03-31 | At&T Bell Laboratories | Buried antifuse |
US5322812A (en) * | 1991-03-20 | 1994-06-21 | Crosspoint Solutions, Inc. | Improved method of fabricating antifuses in an integrated circuit device and resulting structure |
US5557136A (en) * | 1991-04-26 | 1996-09-17 | Quicklogic Corporation | Programmable interconnect structures and programmable integrated circuits |
US5196724A (en) * | 1991-04-26 | 1993-03-23 | Quicklogic Corporation | Programmable interconnect structures and programmable integrated circuits |
US5319238A (en) * | 1991-04-26 | 1994-06-07 | Quicklogic Corporation | Programmable interconnect structures and programmable integrated circuits |
WO1992020109A1 (en) * | 1991-05-03 | 1992-11-12 | Crosspoint Solutions, Inc. | A plug contact with antifuse and method of manufacture thereof |
US5233217A (en) * | 1991-05-03 | 1993-08-03 | Crosspoint Solutions | Plug contact with antifuse |
WO1992021154A1 (en) * | 1991-05-10 | 1992-11-26 | Quicklogic Corporation | Amorphous silicon antifuses and methods for fabrication thereof |
WO1992022088A1 (en) * | 1991-06-04 | 1992-12-10 | Vlsi Technology, Inc. | Anti-fuse structures and methods for making same |
US5290734A (en) * | 1991-06-04 | 1994-03-01 | Vlsi Technology, Inc. | Method for making anti-fuse structures |
US5242851A (en) * | 1991-07-16 | 1993-09-07 | Samsung Semiconductor, Inc. | Programmable interconnect device and method of manufacturing same |
US5258643A (en) * | 1991-07-25 | 1993-11-02 | Massachusetts Institute Of Technology | Electrically programmable link structures and methods of making same |
WO1993003499A1 (en) * | 1991-07-26 | 1993-02-18 | Vlsi Technology, Inc. | Anti-fuse structures and methods for making same |
EP0529820A1 (en) * | 1991-08-26 | 1993-03-03 | Actel Corporation | Elevated metal-to-metal antifuse structures and fabrication processes |
WO1993005514A1 (en) * | 1991-09-04 | 1993-03-18 | Vlsi Technology, Inc. | Anti-fuse structures and methods for making same |
US5318924A (en) * | 1991-10-03 | 1994-06-07 | Hewlett-Packard Company | Nitridation of titanium-tungsten interconnects |
US5272666A (en) * | 1991-10-18 | 1993-12-21 | Lattice Semiconductor Corporation | Programmable semiconductor antifuse structure and method of fabricating |
US5171715A (en) * | 1991-11-12 | 1992-12-15 | Actel Corporation | Process for fabricating electrically programmable antifuse element |
JPH0629396A (en) * | 1992-03-27 | 1994-02-04 | Internatl Business Mach Corp <Ibm> | Electrically programmable antifuse |
US5298784A (en) * | 1992-03-27 | 1994-03-29 | International Business Machines Corporation | Electrically programmable antifuse using metal penetration of a junction |
WO1994005041A1 (en) * | 1992-08-21 | 1994-03-03 | Xilinx, Inc. | Antifuse structure and method for forming |
EP0592078A1 (en) * | 1992-09-23 | 1994-04-13 | Actel Corporation | Antifuse element and fabrication method |
US5381035A (en) * | 1992-09-23 | 1995-01-10 | Chen; Wenn-Jei | Metal-to-metal antifuse including etch stop layer |
US5464790A (en) * | 1992-09-23 | 1995-11-07 | Actel Corporation | Method of fabricating an antifuse element having an etch-stop dielectric layer |
US5434432A (en) * | 1992-09-25 | 1995-07-18 | Texas Instruments Incorporated | Antifuse device for controlling current in a circuit using an antifuse |
US5284788A (en) * | 1992-09-25 | 1994-02-08 | Texas Instruments Incorporated | Method and device for controlling current in a circuit |
US5248632A (en) * | 1992-09-29 | 1993-09-28 | Texas Instruments Incorporated | Method of forming an antifuse |
US5308795A (en) * | 1992-11-04 | 1994-05-03 | Actel Corporation | Above via metal-to-metal antifuse |
US5412245A (en) * | 1992-12-17 | 1995-05-02 | At&T Corp. | Self-aligned vertical antifuse |
EP0602836A1 (en) * | 1992-12-17 | 1994-06-22 | AT&T Corp. | Self-aligned vertical antifuse |
JPH06260558A (en) * | 1992-12-18 | 1994-09-16 | Internatl Business Mach Corp <Ibm> | Programmable anti-fuse element |
US5447880A (en) * | 1992-12-22 | 1995-09-05 | At&T Global Information Solutions Company | Method for forming an amorphous silicon programmable element |
JPH06310604A (en) * | 1993-04-20 | 1994-11-04 | Kawasaki Steel Corp | Semiconductor device |
US5300456A (en) * | 1993-06-17 | 1994-04-05 | Texas Instruments Incorporated | Metal-to-metal antifuse structure |
US5581111A (en) * | 1993-07-07 | 1996-12-03 | Actel Corporation | Dielectric-polysilicon-dielectric antifuse for field programmable logic applications |
US5449947A (en) * | 1993-07-07 | 1995-09-12 | Actel Corporation | Read-disturb tolerant metal-to-metal antifuse and fabrication method |
EP0661745A1 (en) * | 1993-12-21 | 1995-07-05 | Actel Corporation | Metal-to-metal antifuse including etch stop layer |
EP0662712A1 (en) * | 1994-01-06 | 1995-07-12 | Texas Instruments Incorporated | Antifuse and method of manufacturing it |
US5440167A (en) * | 1994-02-23 | 1995-08-08 | Crosspoint Solutions, Inc. | Antifuse with double via contact and method of manufacture therefor |
US5514900A (en) * | 1994-03-31 | 1996-05-07 | Crosspoint Solutions, Inc. | Mutlilayered antifuse with intermediate metal layer |
EP0684646A1 (en) * | 1994-05-20 | 1995-11-29 | Texas Instruments Incorporated | Antifuse and method of manufacturing it |
US5521440A (en) * | 1994-05-25 | 1996-05-28 | Crosspoint Solutions, Inc. | Low-capacitance, plugged antifuse and method of manufacture therefor |
US5493146A (en) * | 1994-07-14 | 1996-02-20 | Vlsi Technology, Inc. | Anti-fuse structure for reducing contamination of the anti-fuse material |
US5573970A (en) * | 1994-07-14 | 1996-11-12 | Vlsi Technology, Inc. | Method for reducing contamination of anti-fuse material in an anti-fuse structure |
US5679974A (en) * | 1994-09-29 | 1997-10-21 | Kawasaki Steel Corporation | Antifuse element and semiconductor device having antifuse elements |
US5592016A (en) * | 1995-04-14 | 1997-01-07 | Actel Corporation | Antifuse with improved antifuse material |
WO1996039717A1 (en) * | 1995-06-06 | 1996-12-12 | Actel Corporation | Reduced leakage antifuse structure and fabrication method |
US5623160A (en) * | 1995-09-14 | 1997-04-22 | Liberkowski; Janusz B. | Signal-routing or interconnect substrate, structure and apparatus |
US5573971A (en) * | 1995-12-29 | 1996-11-12 | Cypress Semiconductor, Corporation | Planar antifuse and method of fabrication |
US5661071A (en) * | 1996-04-01 | 1997-08-26 | Chartered Semiconductor Manufacturing Pte Ltd | Method of making an antifuse cell with tungsten silicide electrode |
Non-Patent Citations (8)
Title |
---|
Chiang, "Antifuse Structure Comparison for Field Programmable Gate Arrays", 1992, IEEE, IEDM, pp. 611-614. |
Chiang, Antifuse Structure Comparison for Field Programmable Gate Arrays , 1992, IEEE, IEDM, pp. 611 614. * |
Cohen, "A Flat-Aluminum Based Voltage-Programmable Link for Field-Programmable Devices", May 1994, IEEE Translations on Electron Devices, vol. 41, No. 5, pp. 721-724. |
Cohen, A Flat Aluminum Based Voltage Programmable Link for Field Programmable Devices , May 1994, IEEE Translations on Electron Devices, vol. 41, No. 5, pp. 721 724. * |
Hu, "Interconnect Devices for Field Programmable Gate Array", 1992, IEEE, IEDM, pp. 591-594. |
Hu, Interconnect Devices for Field Programmable Gate Array , 1992, IEEE, IEDM, pp. 591 594. * |
Pauleau, "Interconnect Materials for VLSI Circuits", Apr. 1987, Solid State Technology, vol. 30, No. 4, pp. 155-162. |
Pauleau, Interconnect Materials for VLSI Circuits , Apr. 1987, Solid State Technology, vol. 30, No. 4, pp. 155 162. * |
Cited By (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6150705A (en) * | 1993-07-07 | 2000-11-21 | Actel Corporation | Dielectric-polysilicon-dielectric-polysilicon-dielectric antifuse for field programmable logic application |
US6111302A (en) | 1993-11-22 | 2000-08-29 | Actel Corporation | Antifuse structure suitable for VLSI application |
US6124193A (en) | 1995-06-02 | 2000-09-26 | Actel Corporation | Raised tungsten plug antifuse and fabrication processes |
US5986322A (en) * | 1995-06-06 | 1999-11-16 | Mccollum; John L. | Reduced leakage antifuse structure |
US6114714A (en) * | 1995-11-07 | 2000-09-05 | Gangopadhyay; Shubhra | Antifuse development using α-c:h,n,f thin films |
US6380003B1 (en) | 1999-12-22 | 2002-04-30 | International Business Machines Corporation | Damascene anti-fuse with slot via |
US6303486B1 (en) * | 2000-01-28 | 2001-10-16 | Advanced Micro Devices, Inc. | Method of fabricating copper-based semiconductor devices using a sacrificial dielectric layer and an unconstrained copper anneal |
US6888215B2 (en) | 2000-04-27 | 2005-05-03 | International Business Machines Corporation | Dual damascene anti-fuse with via before wire |
US6506981B1 (en) | 2000-11-22 | 2003-01-14 | Janusz B. Liberkowski | Interconnect structure having fuse or anti-fuse links between profiled apertures |
EP1461824A2 (en) * | 2001-10-02 | 2004-09-29 | Actel Corporation | Metal-to-metal antifuse employing carbon-containing antifuse material |
US6767769B2 (en) * | 2001-10-02 | 2004-07-27 | Actel Corporation | Metal-to-metal antifuse employing carbon-containing antifuse material |
US20030205723A1 (en) * | 2001-10-02 | 2003-11-06 | Hawley Frank W. | Metal-to-metal antifuse employing carbon-containing antifuse material |
US20090057821A1 (en) * | 2001-10-02 | 2009-03-05 | Actel Corporation | Reprogrammable metal-to-metal antifuse employing carbon-containing antifuse material |
US7459763B1 (en) | 2001-10-02 | 2008-12-02 | Actel Corporation | Reprogrammable metal-to-metal antifuse employing carbon-containing antifuse material |
US7393722B1 (en) | 2001-10-02 | 2008-07-01 | Actel Corporation | Reprogrammable metal-to-metal antifuse employing carbon-containing antifuse material |
US7390726B1 (en) | 2001-10-02 | 2008-06-24 | Actel Corporation | Switching ratio and on-state resistance of an antifuse programmed below 5 mA and having a Ta or TaN barrier metal layer |
EP1461824A4 (en) * | 2001-10-02 | 2007-01-03 | Actel Corp | Metal-to-metal antifuse employing carbon-containing antifuse material |
US6638794B2 (en) * | 2002-01-04 | 2003-10-28 | Vanguard International Semiconductor Corp. | Method for fabricating an anti-fuse in programmable interconnections |
US6728126B1 (en) | 2002-12-20 | 2004-04-27 | Actel Corporation | Programming methods for an amorphous carbon metal-to-metal antifuse |
US7358589B1 (en) | 2002-12-27 | 2008-04-15 | Actel Corporation | Amorphous carbon metal-to-metal antifuse with adhesion promoting layers |
US20080197450A1 (en) * | 2002-12-27 | 2008-08-21 | Actel Corporation | Amorphous carbon metal-to-metal antifuse with adhesion promoting layers |
US6965156B1 (en) * | 2002-12-27 | 2005-11-15 | Actel Corporation | Amorphous carbon metal-to-metal antifuse with adhesion promoting layers |
US20090292937A1 (en) * | 2003-07-31 | 2009-11-26 | Actel Corporation | Programmable system on a chip |
US7937601B2 (en) | 2003-07-31 | 2011-05-03 | Actel Corporation | Programmable system on a chip |
EP1721338A2 (en) * | 2004-02-20 | 2006-11-15 | Actel Corporation | Reprogrammable metal-to-metal antifuse employing carbon-containing antifuse material |
WO2005081976A3 (en) * | 2004-02-20 | 2006-01-12 | Actel Corp | Reprogrammable metal-to-metal antifuse employing carbon-containing antifuse material |
EP1721338A4 (en) * | 2004-02-20 | 2009-06-24 | Actel Corp | Reprogrammable metal-to-metal antifuse employing carbon-containing antifuse material |
US7910912B2 (en) | 2004-07-19 | 2011-03-22 | Samsung Electronics Co., Ltd. | Semiconductor devices having a planarized insulating layer |
US7622307B2 (en) * | 2004-07-19 | 2009-11-24 | Samsung Electronics Co., Ltd. | Semiconductor devices having a planarized insulating layer and methods of forming the same |
US20100044667A1 (en) * | 2004-07-19 | 2010-02-25 | Jae-Hyun Park | Semiconductor devices having a planarized insulating layer |
US20060011959A1 (en) * | 2004-07-19 | 2006-01-19 | Jae-Hyun Park | Semiconductor devices having a planarized insulating layer and methods of forming the same |
US20070145594A1 (en) * | 2005-12-28 | 2007-06-28 | Dongbu Electronics Co., Ltd. | Semiconductor device and method for manufacturing the same |
EP2583324B1 (en) * | 2010-06-18 | 2017-04-05 | SanDisk Technologies LLC | Memory cell with resistance-switching layers including breakdown layer |
US9754903B2 (en) * | 2015-10-29 | 2017-09-05 | Globalfoundries Inc. | Semiconductor structure with anti-efuse device |
US20180025980A1 (en) * | 2016-07-20 | 2018-01-25 | International Business Machines Corporation | Electrical antifuse having airgap or solid core |
US10056330B2 (en) | 2016-07-20 | 2018-08-21 | International Business Machines Corporation | Electrical antifuse having airgap or solid core |
US10177088B2 (en) * | 2016-07-20 | 2019-01-08 | International Business Machines Corporation | Electrical antifuse having solid core |
US10236251B2 (en) | 2016-07-20 | 2019-03-19 | International Business Machines Corporation | Method for providing electrical antifuse including phase change material |
US10236250B2 (en) | 2016-07-20 | 2019-03-19 | International Business Machines Corporation | Method for providing electrical antifuse including phase change material |
CN110061129A (en) * | 2018-01-18 | 2019-07-26 | 南京大学 | A kind of super low-power consumption double potential barrier nano-silicon resistance-variable storing device and preparation method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5789764A (en) | Antifuse with improved antifuse material | |
US5614756A (en) | Metal-to-metal antifuse with conductive | |
US5804500A (en) | Fabrication process for raised tungsten plug antifuse | |
US5770885A (en) | Electrically programmable antifuse incorporating dielectric and amorphous silicon interlayers | |
US5780323A (en) | Fabrication method for metal-to-metal antifuses incorporating a tungsten via plug | |
US5449947A (en) | Read-disturb tolerant metal-to-metal antifuse and fabrication method | |
US6111302A (en) | Antifuse structure suitable for VLSI application | |
US7393722B1 (en) | Reprogrammable metal-to-metal antifuse employing carbon-containing antifuse material | |
US5550404A (en) | Electrically programmable antifuse having stair aperture | |
US5373169A (en) | Low-temperature process metal-to-metal antifuse employing silicon link | |
US5387812A (en) | Electrically programmable antifuse having a metal to metal structure | |
US7390726B1 (en) | Switching ratio and on-state resistance of an antifuse programmed below 5 mA and having a Ta or TaN barrier metal layer | |
US7358589B1 (en) | Amorphous carbon metal-to-metal antifuse with adhesion promoting layers | |
US7538005B2 (en) | Semiconductor device and method for fabricating the same | |
EP0700091A2 (en) | Integrated compact capacitor-resistor/inductor configuration | |
US5656534A (en) | Method for forming an ESD protection device for antifuses with top polysilicon electrode | |
US5412245A (en) | Self-aligned vertical antifuse | |
JP3701877B2 (en) | Integrated circuit having a capacitor | |
US5789796A (en) | Programmable anti-fuse device and method for manufacturing the same | |
US20020100907A1 (en) | Metal-to-metal antifuse structure and fabrication method | |
US5641703A (en) | Voltage programmable links for integrated circuits | |
EP0583119B1 (en) | Programmable contact structure | |
WO1992020095A1 (en) | Programmable interconnect structures and programmable integrated circuits | |
EP0529820B1 (en) | Elevated metal-to-metal antifuse structures and fabrication processes | |
JP2007523497A (en) | Reprogrammable metal-to-metal antifuse using carbon-containing antifuse material |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ACTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MCCOLLUM, JOHN L.;REEL/FRAME:008408/0565 Effective date: 19961107 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: MORGAN STANLEY & CO. INCORPORATED, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:WHITE ELECTRONIC DESIGNS CORP.;ACTEL CORPORATION;MICROSEMI CORPORATION;REEL/FRAME:025783/0613 Effective date: 20110111 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS SUCCESSOR AGENT, NORTH C Free format text: NOTICE OF SUCCESSION OF AGENCY;ASSIGNOR:ROYAL BANK OF CANADA (AS SUCCESSOR TO MORGAN STANLEY & CO. LLC);REEL/FRAME:035657/0223 Effective date: 20150402 |
|
AS | Assignment |
Owner name: MICROSEMI SOC CORP., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:ACTEL CORPORATION;REEL/FRAME:037363/0882 Effective date: 20120823 |
|
AS | Assignment |
Owner name: MICROSEMI SOC CORP., A CALIFORNIA CORPORATION, CAL Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMI Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAW Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 Owner name: MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/ Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711 Effective date: 20160115 |