US5724825A - Automatic temperature controlling system - Google Patents
Automatic temperature controlling system Download PDFInfo
- Publication number
- US5724825A US5724825A US08/712,523 US71252396A US5724825A US 5724825 A US5724825 A US 5724825A US 71252396 A US71252396 A US 71252396A US 5724825 A US5724825 A US 5724825A
- Authority
- US
- United States
- Prior art keywords
- normal
- valve
- valves
- chiller
- temperature controlling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
Definitions
- the present invention relates to a temperature controlling system, and more particularly, to an automatic temperature controlling system for fabricating semiconductor wafer.
- the dimensions of the semiconductor devices are scaled down caused by the improvement of the integrated circuit technology. Devices and interconnections are manufactured on a chip about 2 cm 2 or less than that area. Temperature is one of the factors to influence the product quality of the semiconductor process. Most of the performance of semiconductor devices is affected by the controlling of the temperature, therefore no matter an annealing or thin film deposition the temperature controlling is very important in the semiconductor process. For example the key reason for thermal stress in a film is caused by unsuitable heat treatment. Further more, the common deposition temperature for polysilicon, low pressure chemical vapor deposition (nitride), and LPTEOS (low pressure tetraethylorthosilicate) are 58°-640° C., 760° C., and 720° C., respectively. The process temperature of forming BPSG (borophosphosilicate glass), well drive-in, and field oxide are in the range between 800°-1150° C. It is so important to use a suitable temperature to control the quality of wafers.
- BPSG
- a chamber In conventional temperature controlling system, a chamber is typically utilized to perform a semiconductor process. Heat treatment temperature or other process temperature is controlled by a chiller. Further, one chamber is controlled by one chiller in conventional temperature controlling system. Unfortunately, the manufacturing procedure has to be stopped while corresponding chiller is out of order. Then the chiller has to be dismantled and be overhauled before the chiller can be normally operated.
- the conventional system is not only inconvenient but also not effectual, further more, the throughput of the semiconductor is reduced when the chiller of the conventional system is inoperable.
- the present invention includes a plurality of chambers for performing a process; a plurality of first temperature controlling paths for providing a coolant circulations while the chiller is normal; a plurality of second temperature controlling paths for providing a second coolant circulation while the chiller is abnormal; a plurality of first normal-on valves are connected to the chambers for controlling the condition of the first temperature controlling paths; a plurality of chillers are connected to the first normal-on valves for controlling the temperature of the chambers; a plurality of second normal-on valves are connected to the chillers for controlling the condition of the first temperature controlling paths; a plurality of pairs of normal-off valves are set between two first temperature controlling paths for controlling the condition of the second temperature controlling paths.
- the advantage of the present invention is when one of the chillers in the system is broken down, then another chiller will automatically take over the function of the broken chiller by using the second temperature controlling path. Therefore, the chamber can be still normally operated even one of the chillers is out of order. Further, the throughput of the present invention will not be reduced by the problem of the chiller.
- FIG. 1 is an automatic temperature controlling system in the normal condition according to the present invention.
- FIG. 2 is an automatic temperature controlling system in the abnormal condition according to the present invention.
- FIG. 3 is an automatic temperature controlling system in the abnormal condition according to the present invention.
- FIGS. 1, 2 and 3 show a preferred embodiment of the automatic temperature controlling system.
- the present invention includes chambers 20a, 20b; chillers 10a, 10b; first temperature controlling paths 30a, 30b; second Ftemperature controlling paths 60a, 60b; normal-on valves 401, 402, 403, 404; normal-off valves 501, 502.
- the chambers 20a, 20b are typically utilized to perform a semiconductor process.
- the chillers 10a, 10b are used to control the temperature that the chambers 20a, 20b need.
- the chiller 10a controls the process temperature of the chamber 20a via the first temperature controlling path 30a
- the chiller 10b controls the process temperature of the chamber 20b via the first temperature controlling path 30b.
- the normal-on valve 401 which is turned on is connected to the chamber 20a.
- the chiller 10a is connected to the normal-on valve 401 for controlling the temperature of the chamber 20a.
- the normal-on valve 402 which is turned on is substantially connected to the chiller 10a.
- the other terminal of the chamber 20a is connected to the normal-on valve 402. Similarily, in the first temperature controlling path 30b, the normal-on valve 403 which is turned on is connected to the chamber 20b.
- the chiller 10b is connected to the normal-on valve 403 for controlling the temperature of the chamber 20b.
- the normal-on valve 404 which is turned on is connected to the chiller 10b.
- the other terminal of the chamber 20b is connected to the normal-on valve 404.
- the normal-off valves 501, 502 are set between the first temperature controlling path 30a and the first temperature controlling path 30b.
- the normal-off valve 501 is set between the branch 301 and the branch 302 while the normal-off valve 502 is set between the branch 303 and the branch 304.
- the two normal-off valves 501, 502 are typically turned off. So that the chillers 10a, 10b control the temperatures of the chambers 20a, 20b respectively.
- a coolant flows from the chillers 10a to the chamber 20a by passing the normally-on valve 401 for controlling the temperature. Then the coolant flows back to the chiller 10a from the chamber 20a by passing the normally-on valve 402. In the same way, the coolant flows from the chillers 10b to the chamber 20b by passing the normally-on valve 403 for controlling the temperature. Then the coolant flows back to the chiller 10b from the chamber 20b by passing the normally-on valve 404.
- All of the normally-on valves 401, 402, 402, and 404 are solenoid valves, so are the normally-off valves 501, 502.
- an electric current is generated by the alarm signal to change the condition of the normally-on valves and the normally-off valves. As shown in FIG. 2.
- the abnormal condition i.e. one of the chillers 10a 10b is broken down, for example, the chiller 10a is not working.
- the alarm signal of the chiller 10a will detect that the chiller 10a is out of order.
- the second temperature controlling path 60a is formed when the chiller 10a is inoperable.
- the normally-off valve 501 is connected to the chamber 20a
- the normally-on valve 403 is connected to the normally-off valve 501
- the chiller 10b is connected to the the normally-on valve 403
- the normally-on valve 404 is connected to chillers
- the normally-off valve 502 is connected to the normally-on valve 404
- the other terminal of the chamber 20a is connected to the normally-off valve 502. Therefore, the coolant can flow from chiller 10b and pass through normally-on valve 403, the normally-off valve 501, to the chamber 20a. Then the coolant flows from the chamber 20a back to the chiller 10b via the normally-off valve 502 and the normally-on valve 404.
- the advantage of the present invention is that if one of the chillers in the system is broken down, then another chiller will automatically take over the function of the broken chiller by using the second temperature controlling path. Therefore, the chamber can be still normally operated even one of the chillers is out of order. Further, the throughput of the present inventon will not be reduced by the problem of the chiller.
- the foregoing preferred embodiment of the present invention is illustrative of the present invention rather than limiting of the present invention.
- the present invention uses two chillers and two chambers as the preferred embodiment, it is also can be used plural of chillers and chambers. It is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims, the scope of which should be accorded the broadest interpretation so as to encompass all such modifications and similar structure.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Control Of Temperature (AREA)
Abstract
Description
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/712,523 US5724825A (en) | 1996-09-11 | 1996-09-11 | Automatic temperature controlling system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/712,523 US5724825A (en) | 1996-09-11 | 1996-09-11 | Automatic temperature controlling system |
Publications (1)
Publication Number | Publication Date |
---|---|
US5724825A true US5724825A (en) | 1998-03-10 |
Family
ID=24862479
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/712,523 Expired - Fee Related US5724825A (en) | 1996-09-11 | 1996-09-11 | Automatic temperature controlling system |
Country Status (1)
Country | Link |
---|---|
US (1) | US5724825A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0871206A2 (en) * | 1997-04-10 | 1998-10-14 | Applied Materials, Inc. | Temperature control system for semiconductor processing facilities |
US6389829B2 (en) * | 1999-11-30 | 2002-05-21 | Innotech Corporation | Temperature control system |
US20040216475A1 (en) * | 2002-11-15 | 2004-11-04 | Norikazu Sasaki | Method and system for controlling chiller and semiconductor processing system |
US20110059621A1 (en) * | 2009-09-10 | 2011-03-10 | Canon Kabushiki Kaisha | Device manufacturing apparatus and device manufacturing method |
US10533765B2 (en) | 2015-08-04 | 2020-01-14 | Trane International Inc. | Chiller plant |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4210957A (en) * | 1978-05-08 | 1980-07-01 | Honeywell Inc. | Operating optimization for plural parallel connected chillers |
US4372129A (en) * | 1981-05-19 | 1983-02-08 | Moore & Hanks Co. | Fail-safe refrigeration for continuous process |
US5201187A (en) * | 1989-01-20 | 1993-04-13 | Hitachi, Ltd. | System for controlling cooling equipment |
US5333676A (en) * | 1988-09-21 | 1994-08-02 | Nec Corporation | Cooling abnormality detection system for electronic equipment |
-
1996
- 1996-09-11 US US08/712,523 patent/US5724825A/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4210957A (en) * | 1978-05-08 | 1980-07-01 | Honeywell Inc. | Operating optimization for plural parallel connected chillers |
US4372129A (en) * | 1981-05-19 | 1983-02-08 | Moore & Hanks Co. | Fail-safe refrigeration for continuous process |
US5333676A (en) * | 1988-09-21 | 1994-08-02 | Nec Corporation | Cooling abnormality detection system for electronic equipment |
US5201187A (en) * | 1989-01-20 | 1993-04-13 | Hitachi, Ltd. | System for controlling cooling equipment |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0871206A2 (en) * | 1997-04-10 | 1998-10-14 | Applied Materials, Inc. | Temperature control system for semiconductor processing facilities |
EP0871206A3 (en) * | 1997-04-10 | 2001-10-17 | Applied Materials, Inc. | Temperature control system for semiconductor processing facilities |
US6389829B2 (en) * | 1999-11-30 | 2002-05-21 | Innotech Corporation | Temperature control system |
US20040216475A1 (en) * | 2002-11-15 | 2004-11-04 | Norikazu Sasaki | Method and system for controlling chiller and semiconductor processing system |
US6986261B2 (en) * | 2002-11-15 | 2006-01-17 | Tokyo Electron Limited | Method and system for controlling chiller and semiconductor processing system |
US20110059621A1 (en) * | 2009-09-10 | 2011-03-10 | Canon Kabushiki Kaisha | Device manufacturing apparatus and device manufacturing method |
US9256231B2 (en) * | 2009-09-10 | 2016-02-09 | Canon Kabushiki Kaisha | Device manufacturing apparatus and device manufacturing method |
US10533765B2 (en) | 2015-08-04 | 2020-01-14 | Trane International Inc. | Chiller plant |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101108337B1 (en) | Apparatus for controlling temperature of electrostatic chuck comprising internal 2 stage refrigrants route | |
US6602348B1 (en) | Substrate cooldown chamber | |
US5724825A (en) | Automatic temperature controlling system | |
US7870751B2 (en) | Temperature control system and substrate processing apparatus | |
KR101975007B1 (en) | cooling system for semiconductor parts cooling | |
US5248370A (en) | Apparatus for heating and cooling semiconductor wafers in semiconductor wafer processing equipment | |
KR20020064976A (en) | Method and apparatus for the treatment of substrates | |
US6597964B1 (en) | Thermocoupled lift pin system for etching chamber | |
KR980005399A (en) | Semiconductor device manufacturing apparatus, process condition control method of manufacturing apparatus and capacitor manufacturing method using same | |
KR20200031185A (en) | Load Port Module and Load Purge Purge System Having Air Curtain Unit | |
US10366921B2 (en) | Integrated circuit structure including fuse and method thereof | |
US5926697A (en) | Method of forming a moisture guard ring for integrated circuit applications | |
KR100941934B1 (en) | Loadlock chamber with high-low, right-left isolated processing areas for double loading/unloading | |
JPH07135182A (en) | Heat-treating device | |
JP3079512B2 (en) | Substrate cooling device | |
US5817281A (en) | Temperature regulator in an ozone generating apparatus | |
US20200126826A1 (en) | Load lock body portions, load lock apparatus, and methods for manufacturing the same | |
US6017828A (en) | Method for preventing backside polysilicon peeling in a 4T+2R SRAM process | |
KR19990065344A (en) | Semiconductor Wafer Cooler with Thermoelectric Element | |
KR19980065203A (en) | Plate Cooling Line for Semiconductor High Density Plasma-Chemical Vapor Deposition (HDP-CVD) | |
KR20050069684A (en) | Temperature control device for semiconductor wafer esc and temperature control method | |
US4368502A (en) | Lead-lag load lockout control | |
KR100270443B1 (en) | Cooling water temperature contol circuit | |
KR19990001436A (en) | High speed heat treatment equipment | |
JPH0529261A (en) | Stage temperature control device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOSTEL VITELIC INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, WEN-HONG;CHANG, THOMAS;CHANG, SIMON;REEL/FRAME:008184/0320;SIGNING DATES FROM 19960808 TO 19960809 |
|
AS | Assignment |
Owner name: MOSEL VITELIC INC., TAIWAN Free format text: CORRECTIVE ASSIGMENT TO CORRECT ASSIGNEE NAME, PREVIOUSLY RECORDED AT REEL 8184, FRAME 0320.;ASSIGNORS:LEE, WEN-HONG;CHANG, THOMAS;CHANG, SIMON;REEL/FRAME:008322/0639;SIGNING DATES FROM 19960808 TO 19960809 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: PROMOS TECHNOLOGIES INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOSEL VITELIC, INC.;REEL/FRAME:015334/0772 Effective date: 20040427 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100310 |