US5495289A - Fit solid state image sensor with flicker suppression - Google Patents

Fit solid state image sensor with flicker suppression Download PDF

Info

Publication number
US5495289A
US5495289A US08/369,257 US36925795A US5495289A US 5495289 A US5495289 A US 5495289A US 36925795 A US36925795 A US 36925795A US 5495289 A US5495289 A US 5495289A
Authority
US
United States
Prior art keywords
clock pulses
shift registers
array
signal charges
vertical shift
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/369,257
Inventor
Tetsuro Kumesawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to US08/369,257 priority Critical patent/US5495289A/en
Application granted granted Critical
Publication of US5495289A publication Critical patent/US5495289A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/62Detection or reduction of noise due to excess charges produced by the exposure, e.g. smear, blooming, ghost image, crosstalk or leakage between pixels
    • H04N25/625Detection or reduction of noise due to excess charges produced by the exposure, e.g. smear, blooming, ghost image, crosstalk or leakage between pixels for the control of smear
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/62Detection or reduction of noise due to excess charges produced by the exposure, e.g. smear, blooming, ghost image, crosstalk or leakage between pixels
    • H04N25/621Detection or reduction of noise due to excess charges produced by the exposure, e.g. smear, blooming, ghost image, crosstalk or leakage between pixels for the control of blooming
    • H04N25/622Detection or reduction of noise due to excess charges produced by the exposure, e.g. smear, blooming, ghost image, crosstalk or leakage between pixels for the control of blooming by controlling anti-blooming drains
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60Noise processing, e.g. detecting, correcting, reducing or removing noise
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/71Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
    • H04N25/715Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors using frame interline transfer [FIT]

Definitions

  • This invention relates to a frame interline transfer (FIT) solid state image sensor of the type having an array of photosensitive elements for storing signal charges.
  • FIT frame interline transfer
  • Solid state image sensors such as charge coupled device (CCD) image sensors, employ an array of photosensitive elements for storing signal charges induced when exposed to light.
  • the signal charges are transferred from the photosensitive elements to vertical shift registers provided for the photosensitive elements arranged in the respective vertical lines of the array.
  • Clock pulses are applied in one direction to transfer the signal charges from the vertical shift registers for conversion into a video signal.
  • Similar clock pulses are applied in the opposite direction to sweep the residual charges from the vertical shift registers before the next cycle of the signal charge transferring operation. It is preferable to improve the vertical resolving power by storing and reading one frame of signal charges rather than one field of signal charges during each cycle of signal charge transferring operation.
  • One serious problem associated with such an image sensor is the tendency toward flicker noises which occur in a dark condition with no light incident on the photosensitive elements.
  • Another object of the invention is to provide an improved FIT solid state image sensor which consumes less power.
  • Still another object of the invention is to provide an improved FIT solid state image sensor which can prevent a pseudo smear signal from being produced.
  • an FIT solid state image sensor including an image section having an array of photosensitive elements, a storage section for temporarily storing signal charges transferred thereto from the image section, a plurality of vertical shift registers provided for respective vertical lines of the array, and a horizontal shift register for horizontally transferring the signal charges transferred vertically through the vertical shift registers.
  • the image sensor comprises means for applying clock pulses to the vertical transfer registers during a line shift transfer period of transferring the signal charges from the storage section to the horizontal shift register, and means for setting the clock pulses at voltage levels to provide the same potential between the photosensitive elements arranged in odd horizontal lines of the array and the photosensitive elements arranged in even horizontal lines of the array.
  • FIG. 1 is a schematic diagram showing a prior art FIT solid state image sensor
  • FIG. 2 is a schematic diagram showing a transfer electrode arrangement used with the prior art FIT solid state image sensor of FIG. 1;
  • FIG. 3 is a time chart used in explaining the operation of the prior art FIT solid state image sensor of FIG. 1;
  • FIG. 4 is a time chart used in explaining the operation of one embodiment of an FIT solid state image sensor made in accordance with the invention.
  • FIG. 5 is a time chart used in explaining the operation of a second embodiment of the FIT solid state image sensor of the invention.
  • FIG. 6 is a chart showing alternative arrangements for the clock pulses and the line transfer period to achieve the aims of the invention.
  • a frame interline transfer (FIT) type CCD image sensor including an image section 1, a storage section 2, a horizontal shift register 3, a smear drain section 4 and a signal charge detecting section 5.
  • the image section 1 has an array of photosensitive elements.
  • the photosensitive elements are classified into n groups (S o11 . . . S em1 , S o12 . . . S em2 , S o13 . . . S em3 , . . . and S o1n . . . S emn ) including photosensitive elements arranged in n vertical lines of the array.
  • the photosensitive element groups in the image section 1 are associated with respective vertical shift registers 6 1 , 6 2 , 6 3 , . . . and 6 n .
  • the vertical Shift registers 6 1 , 6 2 , 6 3 , . . . 6 n extend through the charge storage section 2 to the horizontal shift register 3.
  • the charge storage section 2 temporarily stores one frame of signal charges transferred thereto from the vertical shift registers 6 1 , 6 2 , 6 3 , . . . and 6 n .
  • the horizontal shift register 3 receives one line of signal charges transferred thereto from the charge storage section 2 at uniform intervals of time.
  • the horizontal shift register 3 is connected to the signal charge detecting section 5 which converts the signal charges transferred thereto into a video signal (voltage signal).
  • the vertical shift registers are driven in the image section 1 by four phase clock pulses ⁇ IM1, ⁇ IM2, ⁇ IM3 and ⁇ IM4 and in the storage section 2 by four phase clock pulses ⁇ ST1, ⁇ ST2, ⁇ ST3 and ⁇ ST4 different from the clock pulses ⁇ IM1, ⁇ IM2, ⁇ IM3 and ⁇ IM4.
  • the horizontal shift register 3 is driven by two phase clock pulses ⁇ H1 and ⁇ H2.
  • each of the vertical shift registers 6 1 , 6 2 , 6 3 , . . . 6 n has a pair of transfer electrodes E 1 and E 2 or E 3 and E 4 for one of the photosensitive elements arranged in a vertical line of the array. Adjacent four transfer electrodes E 1 , E 2 , E 3 and E 4 constitute One stage.
  • Four phase clock pulses ⁇ IM1, ⁇ IM2 , ⁇ IM3 and ⁇ IM4 are applied to the four transfer electrodes E 1 , E 2 , E 3 and E 4 in an order of transferring signal charges.
  • the photosensitive elements S o arranged in the odd horizontal lines of the array are coupled electrostatically with the transfer electrodes E 34 , E 1 and E 2 .
  • the photosensitive elements S e arranged in the even horizontal lines of the array are coupled electrostatically with the transfer electrodes E 2 , E 3 and E 4 .
  • the operation of the prior art FIT solid state image sensor will be described.
  • the photosensitive-elements S o and S e arranged in the odd and even horizontal lines of the array are reset by reading pulses 11 and 12, they float electrically and have fluctuating potentials because of the electrostatic coupling with the clock pulses ⁇ IM1, ⁇ IM2, ⁇ IM3 and ⁇ IM4 applied to the respective transfer electrodes E 1 , E 2 , E 3 and E 4 .
  • the times at which the vertical transfer registers 6 1 , 6 2 , 6 3 and 6 4 are driven in the image section 1 are controlled to prevent flicker noises in a dark condition with no light incident on the image section 1.
  • the numerals 11 and 12 indicate reading pulses used to read signal charges out of the photosensitive elements S o and S e to the vertical shift registers 6 1 , 6 2 , 6 3 , 6 4 , . . . 6 n
  • the numerals 13 and 14 indicate clock pulses used for vertical transfer of signal charges
  • the numeral 15 indicate smear charge sweeping pulses for sweeping smear charges stored in the vertical shift registers 6 1 , 6 2 , 6 3 , 6 4 , . . . 6 n of the image section 1.
  • the clock pulses ⁇ IM1 and ⁇ IM3 are set at a normally "H” level and the clock pulses ⁇ IM2 and ⁇ IM4 are set at a normally "L” level during a line shift transfer period T 11 or T 12 , as shown in FIG. 4. That is, the voltage levels of the clock pulses applied to the vertical shift registers 6 1 , 6 2 , 6 3 , 6 4 , . . . and 6 n during a line shift transfer period are set in such a manner that the photosensitive elements S o arranged in the odd horizontal lines of the array have the same potential as the photosensitive elements S e arranged in the even horizontal lines of the array.
  • the signal charge storage can be started with the photosensitive elements S o arranged in the odd horizontal lines of the array and the photosensitive elements S e arranged in the even horizontal lines of the array having the same potential over the entire line shift transfer period T 11 or T 12 , it is possible to prevent flicker noises in a dark condition with no light incident on the image section 1.
  • phase drive type vertical shift registers 6 1 , 6 2 , 6 3 , 6 4 , . . . and 6 n have been described in connection with four phase drive type vertical shift registers 6 1 , 6 2 , 6 3 , 6 4 , . . . and 6 n , it is to be understood that the invention is equally applicable to FIT solid state image sensors which employ two phase drive or three phase drive type vertical shift registers.
  • the voltage levels of the four phase clock pulses ⁇ IM1, ⁇ IM2, ⁇ IM3 and ⁇ IM4 can be set in such a manner that the photosensitive elements S o arranged in the odd horizontal lines of the array and the photosensitive elements S e arranged in the even horizontal lines of the array have the same potential during the line shift transfer periods T 11 and T 12 . It is, therefore, possible to prevent flicker noises in a dark condition with no light incident on the image section 1.
  • the vertical shift registers 6 1 , 6 2 , 6 3 , 6 4 , . . . 6 n are held at the same channel potential. This is effective to sweep the smear charges produced in the vertical shift registers 6 1 , 6 2 , 6 3 , 6 4 , . . . and 6 n in the image section 1 to the respective vertical shift registers 6 1 , 6 2 , 6 3 , 6 4 , . . . and 6 n in the storage section 2.
  • the smear charge sweeping pulse 15 can sweep almost the whole amount of the remaining smear charges. It is, therefore, possible to eliminate the possibility of a pseudo smear signal which may occur when the smear charges are swept insufficiently.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Abstract

An FIT solid state image sensor including an image section having an array of photosensitive elements, a storage section for temporarily storing signal charges transferred thereto from the image section, a plurality of vertical shift registers provided for respective vertical lines of the array, and a horizontal shift register for horizontally transferring the signal charges transferred vertically through the vertical shift registers. Clock pulses are applied to the vertical transfer registers during a line shift transfer period of transferring the signal charges from the storage section to the horizontal shift register. The voltage levels of the clock pulses are set to provide the same potential between the photosensitive elements arranged in odd horizontal lines of the array and the photosensitive elements arranged in even horizontal line of the array.

Description

This application is a continuation of application Ser. No. 08/086,100 filed Jul. 6, 1993, now abandoned.
BACKGROUND OF THE INVENTION
This invention relates to a frame interline transfer (FIT) solid state image sensor of the type having an array of photosensitive elements for storing signal charges.
Solid state image sensors, such as charge coupled device (CCD) image sensors, employ an array of photosensitive elements for storing signal charges induced when exposed to light. The signal charges are transferred from the photosensitive elements to vertical shift registers provided for the photosensitive elements arranged in the respective vertical lines of the array. Clock pulses are applied in one direction to transfer the signal charges from the vertical shift registers for conversion into a video signal. Similar clock pulses are applied in the opposite direction to sweep the residual charges from the vertical shift registers before the next cycle of the signal charge transferring operation. It is preferable to improve the vertical resolving power by storing and reading one frame of signal charges rather than one field of signal charges during each cycle of signal charge transferring operation. One serious problem associated with such an image sensor is the tendency toward flicker noises which occur in a dark condition with no light incident on the photosensitive elements.
SUMMARY OF THE INVENTION
It is a main object of the invention to provide an improved FIT solid state image sensor which is free from flicker noises.
Another object of the invention is to provide an improved FIT solid state image sensor which consumes less power.
Still another object of the invention is to provide an improved FIT solid state image sensor which can prevent a pseudo smear signal from being produced.
There is provided, in accordance with the invention, an FIT solid state image sensor including an image section having an array of photosensitive elements, a storage section for temporarily storing signal charges transferred thereto from the image section, a plurality of vertical shift registers provided for respective vertical lines of the array, and a horizontal shift register for horizontally transferring the signal charges transferred vertically through the vertical shift registers. The image sensor comprises means for applying clock pulses to the vertical transfer registers during a line shift transfer period of transferring the signal charges from the storage section to the horizontal shift register, and means for setting the clock pulses at voltage levels to provide the same potential between the photosensitive elements arranged in odd horizontal lines of the array and the photosensitive elements arranged in even horizontal lines of the array.
BRIEF DESCRIPTION OF THE DRAWINGS
The invention will be described in greater detail by reference to the following description taken in connection with the accompanying drawings, in which:
FIG. 1 is a schematic diagram showing a prior art FIT solid state image sensor;
FIG. 2 is a schematic diagram showing a transfer electrode arrangement used with the prior art FIT solid state image sensor of FIG. 1;
FIG. 3 is a time chart used in explaining the operation of the prior art FIT solid state image sensor of FIG. 1;
FIG. 4 is a time chart used in explaining the operation of one embodiment of an FIT solid state image sensor made in accordance with the invention;
FIG. 5 is a time chart used in explaining the operation of a second embodiment of the FIT solid state image sensor of the invention; and
FIG. 6 is a chart showing alternative arrangements for the clock pulses and the line transfer period to achieve the aims of the invention.
DETAILED DESCRIPTION OF THE INVENTION
Prior to the description of the preferred embodiments of the invention, the prior art FIT type solid state image sensor of FIG. 1 is briefly described in order to provide a basis for a better understanding of the difficulties attendant thereon.
Referring to FIG. 1, there is illustrated a frame interline transfer (FIT) type CCD image sensor including an image section 1, a storage section 2, a horizontal shift register 3, a smear drain section 4 and a signal charge detecting section 5. The image section 1 has an array of photosensitive elements. The photosensitive elements are classified into n groups (So11 . . . Sem1, So12 . . . Sem2, So13 . . . Sem3 , . . . and So1n . . . Semn) including photosensitive elements arranged in n vertical lines of the array. The photosensitive element groups in the image section 1 are associated with respective vertical shift registers 61, 62, 63 , . . . and 6n. The vertical Shift registers 61, 62, 63 , . . . 6n extend through the charge storage section 2 to the horizontal shift register 3. The charge storage section 2 temporarily stores one frame of signal charges transferred thereto from the vertical shift registers 61, 62, 63 , . . . and 6n. The horizontal shift register 3 receives one line of signal charges transferred thereto from the charge storage section 2 at uniform intervals of time. The horizontal shift register 3 is connected to the signal charge detecting section 5 which converts the signal charges transferred thereto into a video signal (voltage signal). The vertical shift registers are driven in the image section 1 by four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 and in the storage section 2 by four phase clock pulses ΦST1, ΦST2, ΦST3 and ΦST4 different from the clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4. The horizontal shift register 3 is driven by two phase clock pulses ΦH1 and ΦH2.
Referring to FIG. 2, each of the vertical shift registers 61, 62, 63 , . . . 6n has a pair of transfer electrodes E1 and E2 or E3 and E4 for one of the photosensitive elements arranged in a vertical line of the array. Adjacent four transfer electrodes E1, E2, E3 and E4 constitute One stage. Four phase clock pulses ΦIM1, ΦIM2 , ΦIM3 and ΦIM4 are applied to the four transfer electrodes E1, E2, E3 and E4 in an order of transferring signal charges. The photosensitive elements So arranged in the odd horizontal lines of the array are coupled electrostatically with the transfer electrodes E34, E1 and E2. The photosensitive elements Se arranged in the even horizontal lines of the array are coupled electrostatically with the transfer electrodes E2, E3 and E4.
Referring to FIG. 3, the operation of the prior art FIT solid state image sensor will be described. After the photosensitive-elements So and Se arranged in the odd and even horizontal lines of the array are reset by reading pulses 11 and 12, they float electrically and have fluctuating potentials because of the electrostatic coupling with the clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 applied to the respective transfer electrodes E1, E2, E3 and E4. This results in a potential difference between the photosensitive elements So arranged on the odd horizontal lines of the array and the photosensitive elements Se arranged on the even horizontal lines of the array during a line shift transfer period T11 or T12 while they are set at the same potential just after a reading pulse 11 or 12 is produced. This is mainly stemmed from the fact that the clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 have different voltage levels after the reading pulse 11 or 12 occurs. In greater detail, during the line shift transfer period T11 or T12, the clock pulses ΦIM1 and ΦIM2 have a normally "H (high)" level, whereas the clock pulses ΦIM3 and ΦIM4 have a normally "L (low)" level. Since the potential of the photosensitive elements So arranged in the odd horizontal lines of the array is greater than the potential of the photosensitive elements Se arranged in the even horizontal lines of the array, a charge quantity difference occurs between the photosensitive elements So and Se to introduce flicker noises in a dark condition with no light incident on the image section 1.
According to this invention, the times at which the vertical transfer registers 61, 62, 63 and 64 are driven in the image section 1 are controlled to prevent flicker noises in a dark condition with no light incident on the image section 1.
Description will be made to one embodiment of an FIT solid state image sensor made in accordance with the invention with reference to FIG. 4 where the numerals 11 and 12 indicate reading pulses used to read signal charges out of the photosensitive elements So and Se to the vertical shift registers 61, 62, 63, 64 , . . . 6n , the numerals 13 and 14 indicate clock pulses used for vertical transfer of signal charges, and the numeral 15 indicate smear charge sweeping pulses for sweeping smear charges stored in the vertical shift registers 61, 62, 63, 64 , . . . 6n of the image section 1. In this embodiment, the clock pulses ΦIM1 and ΦIM3 are set at a normally "H" level and the clock pulses ΦIM2 and ΦIM4 are set at a normally "L" level during a line shift transfer period T11 or T12, as shown in FIG. 4. That is, the voltage levels of the clock pulses applied to the vertical shift registers 61, 62, 63, 64 , . . . and 6n during a line shift transfer period are set in such a manner that the photosensitive elements So arranged in the odd horizontal lines of the array have the same potential as the photosensitive elements Se arranged in the even horizontal lines of the array. Since the signal charge storage can be started with the photosensitive elements So arranged in the odd horizontal lines of the array and the photosensitive elements Se arranged in the even horizontal lines of the array having the same potential over the entire line shift transfer period T11 or T12, it is possible to prevent flicker noises in a dark condition with no light incident on the image section 1.
While this embodiment has been described in connection with the case where the clock pulses ΦIM1 and ΦIM3 are held at the normally "H" level and the clock pulses ΦIM2 and ΦIM4 are held at the normally "L" level over the entire line shift transfer period T11 or T12, it is to be understood that the invention is not limited in any way to this case. The period during which the clock pulses ΦIM1 and ΦIM3 are held at the normally "H" level and the clock pulses ΦIM2 and ΦIM4 are held at the normally "L" level may be a part of the entire line shift transfer period. The times at which the four phase clock pulses ΦST1, ΦST2, ΦST3 and ΦST4 are applied are not limited to the case shown in FIG. 4 and they may be set freely as long as the signal charges can be transferred in a normal manner. Although this embodiment has been described in connection with four phase drive type vertical shift registers 61, 62, 63, 64 , . . . and 6n, it is to be understood that the invention is equally applicable to FIT solid state image sensors which employ two phase drive or three phase drive type vertical shift registers.
Although this embodiment has been described in connection with clock pulses ΦIM1 and ΦIM3 set at a normally "H" level and clock pulses ΦIM2 and ΦIM4 set at a normally "L" level, it is to be understood that the same effect can be obtained by the following three types of vertical shift register drive timing:
(1) the clock pulses ΦIM1 and ΦIM3 set at a normally "L" level and the clock pulses ΦIM2 and ΦIM4 set at a normally "H" level over the entire line shift transfer periods T11 and T12.
(2) the clock pulses ΦIM1 and ΦIM3 held at a constant "H" level and the clock pulses ΦIM2 and ΦIM4 held at a constant "L" level over the entire line shift transfer periods T11 and T12.
(3) the clock pulses ΦIM1 and ΦIM3 held at a constant "L" level and the clock pulses ΦIM2 and ΦIM4 held at a constant "H" level over the entire line shift transfer periods T11 and T12.
By these three types of vertical shift register drive timing, the voltage levels of the four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 can be set in such a manner that the photosensitive elements So arranged in the odd horizontal lines of the array and the photosensitive elements Se arranged in the even horizontal lines of the array have the same potential during the line shift transfer periods T11 and T12. It is, therefore, possible to prevent flicker noises in a dark condition with no light incident on the image section 1. If the clock pulses ΦIM1 and ΦIM3 are held at a constant "H" level and the clock pulses ΦIM2 and ΦIM4 are held at a constant "L" level over the entire line shift transfer periods T11 and T12 or if the clock pulses ΦIM1 and ΦIM3 are held at a constant "L" level and the clock pulses ΦIM2 and ΦIM4 are held at a constant "H" level over the entire line shift transfer periods T11 and T12, no clock pulses 13 and 14 (FIG. 4) will be produced so that no line shift transfer is made in the image section 1. This is effective to save power consumption.
Description will be made to a second embodiment of the FIT solid state image sensor of the invention with reference to FIG. 5. In this embodiment, all of the clock pulses ΦIMI, ΦIM2, ΦIM3 and ΦIM4 applied to the vertical shift registers 61, 62, 63, 64 , . . . 6n during the line shift transfer periods T11 and T12 are set at an "L" level, as shown in FIG. 5. As a result, the signal charges are stored during line shift transfer periods T11 and T12 with the photosensitive elements So arranged in the odd horizontal lines of the array having the same potential as the photosensitive elements Se arranged in the even horizontal lines of the array. It is, therefore, possible to prevent flicker noises in a dark condition with no light incident on the image section 1, as described in connection with the first embodiment of the invention. Since all of the four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 have an "L" level during the line shift transfer periods T11 and T12 so that no clock pulses 13 and 14 (FIG. 5) will be produced so that no line shift transfer is made in the image section 1. This is effective to save power consumption.
Since all of the four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 are set at the same voltage level during the line shift transfer period T11 and T12, the vertical shift registers 61, 62, 63, 64 , . . . 6n are held at the same channel potential. This is effective to sweep the smear charges produced in the vertical shift registers 61, 62, 63, 64 , . . . and 6n in the image section 1 to the respective vertical shift registers 61, 62, 63, 64 , . . . and 6n in the storage section 2. Since the quantity of the smear charges remaining in the vertical shift registers 61, 62, 63, 64 , . . . and 6n are very small, the smear charge sweeping pulse 15 can sweep almost the whole amount of the remaining smear charges. It is, therefore, possible to eliminate the possibility of a pseudo smear signal which may occur when the smear charges are swept insufficiently.
While this embodiment has been described in connection with the case where all of the clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 are set at an "L" level during line shift transfer periods T11 and T12, it is to be understood that the same result can be obtained when all of the clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 are set at an "H" level.

Claims (16)

What is claimed is:
1. An FIT solid state image sensor, comprising:
an image section having an array of photosensitive elements for generating signal charges corresponding to an optical image;
a storage section for temporarily storing the signal charges transferred from the image section;
a plurality of vertical shift registers provided for respective vertical lines of the array for vertically transferring the signal charges from the image section through the storage section;
a horizontal shift register for horizontally transferring the signal charges transferred vertically through the image and storage sections by the vertical shift registers; and
means for applying clock pulses to the vertical shift registers during a line shift transfer period for transferring the signal charges from the image section, through the storage section, and to the horizontal shift register;
wherein said applying means applies said clock pulses to said transfer electrodes of said vertical shift registers in said image section such that the photosensitive elements arranged in odd horizontal lines of the array receive a potential from said vertical shift registers which is equal to a potential received by the photosensitive elements arranged in even horizontal lines of the array from said vertical shift registers;
whereby the vertical shift registers of the image section are controlled to prevent flicker when no light is incident on the image section.
2. The FIT solid state image sensor as claimed in claim 1, wherein each of the vertical shift registers has a pair of transfer electrodes for one of the photosensitive elements arranged in a vertical line of the array, adjacent four transfer electrodes constituting one stage, four phase clock pulses ΦIM1, ΦIM2, ΦIM3, and ΦIM4 being applied to the four transfer electrodes in a sequence of transferring signal charges so as to read one frame of signal charges.
3. The FIT solid state image sensor as claimed in claim 2, wherein the clock pulses ΦIM1 and ΦIM3 and the clock pulses ΦIM2 and ΦIM4 are set at a high voltage level and a low voltage level respectively, before the clock pulses rise.
4. The FIT solid state image sensor as claimed in claim 2, wherein the clock pulses φIM1 and ΦIM3 and the clock pulses ΦIM2 and ΦIM4 are set at a low voltage level and a high voltage level respectively before the clock pulses rise.
5. The FIT solid state image sensor as claimed in claim 2, wherein the clock pulses ΦIM1 and ΦIM3 are held at a constant high voltage level and the clock pulses ΦIM2 and ΦIM4 are held at a constant low voltage level during the line shift transfer period.
6. The FIT solid state image sensor as claimed in claim 2, wherein the clock pulses ΦIM1 and ΦIM3 are held at a constant low voltage level and the clock pulses ΦIM2 and ΦIM4 are held at a constant high voltage level during the line shift transfer period.
7. An FIT solid state image sensor, comprising:
an image section having an array of photosensitive elements for generating signal charges corresponding to an optical image;
a storage section for temporarily storing the signal charges transferred from the image section;
a plurality of vertical shift registers provided for respective vertical lines of the array for vertically transferring the signal charges from the image section through the storage section;
a horizontal shift register for horizontally transferring the signal charges transferred vertically through the image and storage sections by the vertical shift registers; and
means for applying clock pulses to the vertical shift registers during a line shift transfer period for transferring the signal charges from the image section, through the storage section, and to the horizontal shift register;
wherein said applying means applies said clock pulses to said transfer electrodes of said vertical shift registers in said image section such that the photosensitive elements arranged in odd horizontal lines of the array receive a potential from said vertical shift registers which is equal to a potential received by the photosensitive elements arranged in even horizontal lines of the array from said vertical shift registers;
whereby the vertical shift registers of the image section are controlled to prevent flicker when no light is incident on the image section;
wherein each of the vertical shift registers has a pair of transfer electrodes for one of the photosensitive elements arranged in a vertical line of the array, adjacent four transfer electrodes constituting one stage, four phase clock pulses ΦIM1, ΦIM2, ΦIM3, and ΦIM4 being applied to the four transfer electrodes in a sequence of transferring signal charges so as to read one frame of signal charges; and
wherein all of the four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 are held at a constant low voltage level during the line shift transfer period.
8. An FIT solid state image sensor, comprising:
an image section having an array of photosensitive elements for generating signal charges corresponding to an optical image;
a storage section for temporarily storing the signal charges transferred from the image section;
a plurality of vertical shift registers provided for respective vertical lines of the array for vertically transferring the signal charges from the image section through the storage section;
a horizontal shift register for horizontally transferring the signal charges transferred vertically through the image and storage sections by the vertical shift registers; and
means for applying clock pulses to the vertical shift registers during a line shift transfer period for transferring the signal charges from the image section, through the storage section, and to the horizontal shift register;
wherein said applying means applies said clock pulses to said transfer electrodes of said vertical shift registers in said image section such that the photosensitive elements arranged in odd horizontal lines of the array receive a potential from said vertical shift registers which is equal to a potential received by the photosensitive elements arranged in even horizontal lines of the array from said vertical shift registers;
whereby the vertical shift registers of the image section are controlled to prevent flicker when no light is incident on the image section;
wherein each of the vertical shift registers has a pair of transfer electrodes for one of the photosensitive elements arranged in a vertical line of the array, adjacent four transfer electrodes Constituting one stage, four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 being applied to the four transfer electrodes in a sequence of transferring signal charges so as to read one frame of signal charges; and
wherein all of the four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 are held at a constant high voltage level during the line shift transfer period.
9. A frame interline transfer (FIT) type CCD image sensor, comprising:
an image section which includes an n×m array of photosensitive elements arranged in m horizontal lines and n vertical lines of the array and associated with respective vertical shift registers driven by a plurality of image section clock pulses, each of the vertical shift registers having a pair of transfer electrodes for each one of the photosensitive elements arranged in a vertical line of the array, said plurality of image section clock pulses being applied to respective pairs of said transfer electrodes for transferring signal changes through said image section;
a charge storage section through which said vertical shift registers extend for temporarily storing signal charges transferred thereto from the image section by the vertical shift registers, said vertical shift registers being driven by a plurality of storage section clock pulses;
a horizontal shift register for receiving signal charges from said charge storage section at uniform intervals and driven by a plurality of horizontal shift register clock pulses;
a signal charge detecting section connected to said horizontal shift register for converting signal charges transferred thereto into a video signal;
wherein said image section clock pulses are set so that during a line shift transfer period the photosensitive elements arranged in the odd horizontal lines of the array receive a potential from said vertical shift registers which is equal to a potential received by the photosensitive elements arranged in the even horizontal lines of the array from the vertical shift registers, thus preventing flicker noises in a dark condition with no light incident on the image section.
10. The FIT solid state image sensor as claimed in claim 9, wherein each of the vertical shift registers has a pair of transfer electrodes for one of the photosensitive elements arranged in a vertical line of the array, adjacent four transfer electrodes constituting one stage, four phase clock pulses ΦIM1, ΦIM2, ΦIM3, and ΦIM4 being applied to the four transfer electrodes in a sequence of transferring signal charges so as to read one frame of signal charges.
11. The FIT solid state image sensor as claimed in claim 10, wherein the clock pulses ΦIM1 and ΦIM3 and the clock pulses ΦIM2 and ΦIM4 are set at a high voltage level and a low voltage level respectively, before the clock pulses rise.
12. The FIT solid state image sensor as claimed in claim 10, wherein the clock pulses ΦIM1 and ΦIM3 and the clock pulses ΦIM2 and ΦIM4 are set at a low voltage level and a high voltage level respectively before the clock pulses rise.
13. The FIT solid state image sensor as claimed in claim 10, wherein the clock pulses ΦIM1 and ΦIM3 are held at a constant high voltage level and the clock pulses ΦIM2 and ΦIM4 are held at a constant low voltage level during the line shift transfer period.
14. The FIT solid state image sensor as claimed in claim 10, wherein the clock pulses ΦIM1 and ΦIM3 are held at a constant low voltage level and the clock pulses ΦIM2 and ΦIM4 are held at a constant high voltage level during the line shift transfer period.
15. A frame interline transfer (FIT) type CCD image sensor comprising:
an image section which includes an n×m array of photosensitive elements arranged in m horizontal lines and n vertical lines of the array and associated with respective vertical shift registers driven by a plurality of image section clock pulses, each of the vertical shift registers having a pair of transfer electrodes for each one of the photosensitive elements arranged in a vertical line of the array, said plurality of image section clock pulses being applied to respective pairs of said transfer electrodes for transferring signal changes through said image section;
a charge storage section, through which said vertical shift registers extend, for temporarily storing signal charges transferred thereto from the image section by the vertical shift registers, said vertical shift registers being driven by a plurality of storage section clock pulses;
a horizontal shift register for receiving signal charges from said charge storage section at uniform intervals and driven by a plurality of horizontal shift register clock pulses;
a signal charge detecting section connected to said horizontal shift register for converting signal charges transferred thereto into a video signal;
wherein said image section clock pulses are set so that during a line shift transfer period the photosensitive elements arranged in the odd horizontal lines of the array receive a potential from said vertical shift registers which is equal to a potential received by the photosensitive elements arranged in the even horizontal lines of the array from the vertical shift registers, thus preventing flicker noises in a dark condition with no light incident on the image section;
wherein each of the vertical shift registers has a pair of transfer electrodes for one of the photosensitive elements arranged in a vertical line of the array, adjacent four transfer electrodes constituting one stage, four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 being applied to the four transfer electrodes in a sequence of transferring signal charges so as to read one frame of signal charges; and
wherein all of the four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 are held at a constant low voltage level during the line shift transfer period.
16. A frame interline transfer (FIT) type CCD image sensor, comprising:
an image section which includes an n×m array of photosensitive elements arranged in m horizontal lines and n vertical lines of the array and associated with respective vertical shift registers driven by a plurality of image section clock pulses, each of the vertical shift registers having a pair of transfer electrodes for each one of the photosensitive elements arranged in a vertical line of the array, said plurality of image section clock pulses being applied to respective pairs of said transfer electrodes for transferring signal charges through said image section;
a charge storage section, through which said vertical shift registers extend, for temporarily storing signal charges transferred thereto from the image section by the vertical shift registers, said vertical shift registers being driven by a plurality of storage section clock pulses;
a horizontal shift register for receiving signal charges from said charge storage section at uniform intervals and driven by a plurality of horizontal shift register clock pulses;
a signal charge detecting section connected to said horizontal shift register for converting signal charges transferred thereto into a video signal;
wherein said image section clock pulses are set so that during a line shift transfer period the photosensitive elements arranged in the odd horizontal lines of the array receive a potential from said vertical shift registers which is equal to a potential received by the photosensitive elements arranged in the even horizontal lines of the array from the vertical shift registers, thus preventing flicker noises in a dark condition with no light incident on the image section;
wherein each of the vertical shift registers has a pair of transfer electrodes for one of the photosensitive elements arranged in a vertical line of the array, adjacent four transfer electrodes constituting one stage, four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 being applied to the four transfer electrodes in a sequence of transferring signal charges so as to read one frame of signal charges; and
wherein all of the four phase clock pulses ΦIM1, ΦIM2, ΦIM3 and ΦIM4 are held at a constant high voltage level during the line shift transfer period.
US08/369,257 1992-07-31 1995-01-05 Fit solid state image sensor with flicker suppression Expired - Fee Related US5495289A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/369,257 US5495289A (en) 1992-07-31 1995-01-05 Fit solid state image sensor with flicker suppression

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP4225033A JPH0654259A (en) 1992-07-31 1992-07-31 Fit type solid state image pickup device
JP4-225033 1992-07-31
US8610093A 1993-07-06 1993-07-06
US08/369,257 US5495289A (en) 1992-07-31 1995-01-05 Fit solid state image sensor with flicker suppression

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US8610093A Continuation 1992-07-31 1993-07-06

Publications (1)

Publication Number Publication Date
US5495289A true US5495289A (en) 1996-02-27

Family

ID=16823009

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/369,257 Expired - Fee Related US5495289A (en) 1992-07-31 1995-01-05 Fit solid state image sensor with flicker suppression

Country Status (3)

Country Link
US (1) US5495289A (en)
JP (1) JPH0654259A (en)
KR (1) KR100256726B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7154552B1 (en) * 1999-03-18 2006-12-26 Sanyo Electric Co., Ltd. Solid-state image pickup apparatus for generating an image signal by adding outputs corresponding to two types of light receiving pixels having different storage time of information charges

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3251849B2 (en) * 1996-05-17 2002-01-28 タイコエレクトロニクスアンプ株式会社 Shielded connector
US7285018B2 (en) 2004-06-23 2007-10-23 Amphenol Corporation Electrical connector incorporating passive circuit elements
US20110287663A1 (en) 2010-05-21 2011-11-24 Gailus Mark W Electrical connector incorporating circuit elements
US8382524B2 (en) 2010-05-21 2013-02-26 Amphenol Corporation Electrical connector having thick film layers
US8591257B2 (en) 2011-11-17 2013-11-26 Amphenol Corporation Electrical connector having impedance matched intermediate connection points

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4658287A (en) * 1984-02-29 1987-04-14 Fairchild Camera And Instrument Corp. MOS imaging device with monochrome-color compatibility and signal readout versatility
US4831453A (en) * 1987-04-10 1989-05-16 Kabushiki Kaisha Toshiba Solid-state imaging device having high-speed shutter function and method of realizing high-speed function in solid-state imaging device
US4851917A (en) * 1985-12-25 1989-07-25 Canon Kabushiki Kaisha Solid state image pickup apparatus with interlaced row pair readout
US4862487A (en) * 1987-04-08 1989-08-29 Hitachi, Ltd. Solid-state imaging device
US4866528A (en) * 1987-01-19 1989-09-12 Canon Kabushiki Kaisha Image pickup apparatus providing lessened flicker in electronic still cameras and the like
US5181101A (en) * 1991-01-21 1993-01-19 Fuji Photo Film Co., Ltd. Image sensing apparatus
US5298734A (en) * 1992-02-18 1994-03-29 Sony Corporation Solid state image pickup apparatus with shutter signal and overflow drain

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4658287A (en) * 1984-02-29 1987-04-14 Fairchild Camera And Instrument Corp. MOS imaging device with monochrome-color compatibility and signal readout versatility
US4851917A (en) * 1985-12-25 1989-07-25 Canon Kabushiki Kaisha Solid state image pickup apparatus with interlaced row pair readout
US4866528A (en) * 1987-01-19 1989-09-12 Canon Kabushiki Kaisha Image pickup apparatus providing lessened flicker in electronic still cameras and the like
US4862487A (en) * 1987-04-08 1989-08-29 Hitachi, Ltd. Solid-state imaging device
US4831453A (en) * 1987-04-10 1989-05-16 Kabushiki Kaisha Toshiba Solid-state imaging device having high-speed shutter function and method of realizing high-speed function in solid-state imaging device
US5181101A (en) * 1991-01-21 1993-01-19 Fuji Photo Film Co., Ltd. Image sensing apparatus
US5298734A (en) * 1992-02-18 1994-03-29 Sony Corporation Solid state image pickup apparatus with shutter signal and overflow drain

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7154552B1 (en) * 1999-03-18 2006-12-26 Sanyo Electric Co., Ltd. Solid-state image pickup apparatus for generating an image signal by adding outputs corresponding to two types of light receiving pixels having different storage time of information charges

Also Published As

Publication number Publication date
JPH0654259A (en) 1994-02-25
KR100256726B1 (en) 2000-05-15
KR940003345A (en) 1994-02-21

Similar Documents

Publication Publication Date Title
US6747699B2 (en) Solid state image pickup apparatus
US4912560A (en) Solid state image sensing device
US6233013B1 (en) Color readout system for an active pixel image sensor
US20020167601A1 (en) Solid state image pickup apparatus
US4486783A (en) Solid state image sensing device
US5949099A (en) Solid-state image sensing device and its driving method
US4597013A (en) Solid state image sensor
GB2109655A (en) Solid state image sensor
GB2130045A (en) Line transfer imager and television camera including such an imager
US5495289A (en) Fit solid state image sensor with flicker suppression
US4626916A (en) Solid state image pickup device
US5748232A (en) Image sensor and driving method for the same
US4578707A (en) Method of reducing vertical smears of a solid state image sensor
JPH022793A (en) Two-dimensional ccd image pickup element driving method
US6356305B1 (en) Image-pickup apparatus and method for reading accumulated signal changes through transfer lines
EP0876053B1 (en) Method for driving a solid state image sensor
NL8202749A (en) IMAGE DETECTOR.
US6798454B1 (en) Solid state image sensor system and method for driving same
US5530475A (en) Image sensor with oversized vertical shift registers for marker pixel generation
US4862275A (en) Readout of charge packets from area imager CCD using an inverter-chain shift register
EP0277394B1 (en) Picture pick-up device including a solid-state sensor and operating with a signal interference reduction
JPH0748828B2 (en) Solid-state image sensor
JP3208791B2 (en) CCD image sensor and driving method thereof
JPH07169935A (en) Solid-state image pickup device and its charge transfer method
US5731833A (en) Solid-state image pick-up device with reference level clamping and image pick-up apparatus using the same

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 20040227

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362