US5278836A - Multichannel communication processing system - Google Patents

Multichannel communication processing system Download PDF

Info

Publication number
US5278836A
US5278836A US07/669,974 US66997491A US5278836A US 5278836 A US5278836 A US 5278836A US 66997491 A US66997491 A US 66997491A US 5278836 A US5278836 A US 5278836A
Authority
US
United States
Prior art keywords
processing system
communication processing
set forth
multichannel communication
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US07/669,974
Inventor
Kenji Iimura
Sakae Miki
Kenji Kawakita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Assigned to HITACHI, LTD. reassignment HITACHI, LTD. ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: IIMURA, KENJI, KAWAKITA, KENJI, MIKI, SAKAE
Application granted granted Critical
Publication of US5278836A publication Critical patent/US5278836A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/14—Multichannel or multilink protocols
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals

Definitions

  • the present invention is directed generally to a multichannel communication processing system, and more particularly, to frame processing means for processing a plurality of frames by use of a set of a CPU, a DMA control module and so on.
  • FIG. 2 illustrates a construction of this conventional system.
  • a communication processing system 2 comprises a line control module 21, a transmitting/receiving FIFO (first-in first-out) memory 22, a DMA control module 23, a memory 24, a CPU 25 and an internal bus 26.
  • the line control module 21 effects a serial interface with a remote station through transmitting/receiving lines.
  • the memory 22 temporarily stores the transmitting/receiving data.
  • the DMA control module 23 transfers the data directly to a main memory 3 on the side of a host processor 4.
  • the memory 24 stores a communication processing program and the data.
  • the CPU 25 controls the communication processing system 2 as a whole.
  • the bus 26 connects circuits thereof.
  • the communication processing system 2 is formed on a single semiconductor substrate such as a silicon substrate by a known semiconductor integrated circuit processing technology to provide LSI.
  • the communication processing system LSI 2 is employed for processing a link access procedure-on D channel LAPD serving as a communication protocol of, e.g., an integrated services digital network ISDN.
  • a transmitting/receiving line rate is 16 or 64 kbps, while an operating system clock of the internal CPU 25 is, for instance, 6 MHz.
  • the conventional technology described above is limited to a case where only one transmitting/receiving line is prepared. No consideration is given to an application to a system having a plurality of lines.
  • the communication processing systems LSI2 be used one by one for every line. This results in a scale-up of the whole system and an increase in costs as well.
  • the transmitting/receiving line rate of 16 kbps or 64 kbps amounts to approximately 1/380 and 1/100, of the system clock of 6 MHz.
  • the transmitting/receiving line rate of 16 kbps or 64 kbps is very low speed as compared with the operating system clock of 6 MHz of the built-in CPU 25.
  • the time for waiting for an interruption from the line control module 21 or the DMA control module 23 is much longer than in a state where the built-in CPU 25 works to control the single transmitting/receiving line.
  • the communication processing system LSI2 is therefore inefficient.
  • a communication processing system for controlling a data transfer to a plurality of lines in accordance with a communication protocol by using a set of a line control means for analyzing receiving frames and channel-controlling of transmitting frames, a DMA control means for transferring the data not via a host processor but directly to a main memory, a memory for storing a variety of data and a communication protocol processing program and a CPU for controlling the communication processing system as a whole, there is provided the improvement characterized in that a line correspondence means including line correspondence units for effecting interfaces with channels of the plurality of lines is disposed between the lines and the line control means.
  • a multichannel communication processing system characterized by providing: a line correspondence means including line correspondence units for effecting interfaces with channels of the plurality of lines between the lines and the line control means; a multiplex control circuit for separating the multiplexed data transmitted from multiplex transmitting/receiving lines, supplying the data to the line correspondence units, multiplexing en bloc the data given from the line correspondence units and sending the data to the multiplex transmitting/receiving lines between the line correspondence means and the multiplex transmitting/receiving lines.
  • Each of the line correspondence units includes a data buffer for temporarily storing the data
  • the line control means includes a channel selector for selecting each of the line correspondence units and a register for holding statuses per channel
  • the DMA control means includes a register for holding parameters per channel.
  • the data transferred between the CPU, the line control means, the DMA control means and the memory contain channel information.
  • the multichannel communication processing system can be constructed of one or a plurality of semiconductor chips.
  • Any multichannel communication processing systems are applicable to an ISDN communication protocol LSI and an exchange.
  • the low-speed data when receiving the data from the lines, the low-speed data are temporarily stored in the respective line correspondence units. The data are then transferred via the line control module to the CPU.
  • the CPU is capable of processing at a high speed with the aid of the line control module and the DMA control module. The CPU therefore can execute the receiving process of a plurality of low-speed data lines.
  • the CPU transmits the transmitting data distributively to the line correspondence units at the high speed with the aid of the DMA control module and the line control module.
  • the line correspondence units in turn transmit the data to the external lines at a low speed.
  • the communication process can be executed at a high efficiency on the occasion of transmitting/receiving of the plurality of lines.
  • the whole system can be miniaturized.
  • FIGS. 1(A)-(B) is a block diagram illustrating a configuration of one embodiment of a multichannel communication processing system of this invention
  • FIG. 2 is a block diagram illustrating one example of configuration of a conventional single-channel communication processing system
  • FIG. 3 is a block diagram showing a configuration of one embodiment of an exchange equipped with the multichannel communication processing system of this invention
  • FIG. 4 is a block diagram depicting a configuration of one embodiment of the multichannel communication processing system of this invention, wherein a plurality of channels are time-division-multiplexed by one transmitting/receiving line;
  • FIG. 5 is a time chart showing signals on the transmitting/receiving line and clock waveforms.
  • FIG. 6 is a block diagram fully illustrating a configuration of one embodiment of a line correspondence unit.
  • FIG. 1 is a block diagram illustrating a configuration of one embodiment of a multichannel communication processing system including a transform-into-multichannel means.
  • a multichannel communication processing system 1 is constructed on one semiconductor substrate such as a silicon substrate by a known semiconductor integrated circuit technology.
  • the communication processing system LSI1 is connected to a system bus 5 together with a main memory 3 for storing transmitting/receiving data and a variety of parameters for communication protocol processing. A predetermined communication function module is thus configured.
  • the communication processing system LSI1 supports data transfer control procedures and other control when effecting data communications with other communication function modules in which a host processor 4 serves as a remote station.
  • the communication processing system LSI1 comprises a plurality of line correspondence units 61-68, a channel selector 7, a line control circuit 8, status registers 81-88 provided per line and concomitant therewith, a DMA control circuit 9, parameter registers 91-98 provided per channel and concomitant therewith, a CPU 10, a memory module 11 and a common internal bus 12.
  • the line correspondence units 61-68 perform serial interfaces with the remote station via a receiving line RL and a transmitting line TL.
  • the line control circuit 8 delivers a control signal to the channel selector via the control line 17 so as to select one of the line correspondence units, thereby enabling the channel selector 7 to select the required line (channel).
  • the transmission start instruction given by the host processor includes information for appointing or designating the channel.
  • the CPU 10 decodes the channel appointing information and sends the decoded information to the line control circuit 8.
  • the line control circuit 8 Upon receipt of the channel appointing information, the line control circuit 8 delivers a control signal to the channel selector 7 via the control line 17, thereby enabling the channel selector 7 to select the required line (channel).
  • the line control circuit 8 analyzes a receiving frame via any selected one of the line correspondence units 61-68. This circuit 8 also effects channel control of a transmitting frame.
  • the DMA control circuit 9 transfers the data not via the host processor 4 but directly to the main memory 3.
  • the CPU 10 controls the communication processing system LSI1 as a whole.
  • the memory module 11 is constructed of: a RAM for rewritably storing various control data such as system constants needed for controlling the data transfer and also various control information necessary for controlling the data transfer under DMA control; and a ROM into which a communication protocol processing program for prescribing the communication processing procedures and other programs for controlling the entire communication processing system 1 are incorporated.
  • the common internal bus 12 serves to connect circuits thereof. Note that the number 8 of the line correspondence units 61-68 is a mere example, but other numbers are available.
  • the channel selector 7, the line control circuit 8 and the status registers 81-88 provided per channel are combined to constitute a line control means A.
  • the DMA control circuit 9 and the parameter registers 91-98 provided per channel are combined to form a DMA control means B.
  • the line correspondence units 61-68 form a line correspondence means C.
  • the line correspondence means C is composed of, e.g., an FIFO type data buffer.
  • a storage capacity of the data buffer is desirably set enough to effect buffering even when simultaneously receiving all the channels without a back-up memory. The data buffer storage capacity will be explained later in detail with reference to FIG. 6.
  • a receiving data bus 13 and a transmitting data bus 14 which are dedicated to transmission and receipt can be provided between the DMA control circuit 9 and the line control circuit 8.
  • the installation of the receiving/transmitting data buses 13 and 14 dedicated to the transmission and receipt makes it possible to evade conflicts with transfers of other data. A data transfer velocity is thereby improved.
  • a register file 15 Connectable to the common internal bus 12 separately from the memory module 11 are a register file 15 in which only the register is made independent and a memory interface 16 used for an expansion of the memory module 11.
  • the control procedures of a high level data link control HDLC system are adopted.
  • Received via the receiving line of each channel is a frame in which an address, a control field, an information field and a frame check sequence are interposed between flag sequences.
  • the line correspondence units 61-68 of the line correspondence means C when receiving the frames, the frames are accumulated in the FIFO type data buffer.
  • the line control circuit 8 of the line control means A is informed of the fact that the frames are received.
  • the line control circuit 8 receives a signal informing the receipt of frames coming in from the plurality of line correspondence units 61-68.
  • the CPU 10 is informed of this by, e.g., an interruption from the line control circuit 8.
  • CPU 10 accesses the register file 15, memory module 11, memory expansion interface 16, line control circuit 8, DMA control circuit 9, etc. via common internal bus 12.
  • the CPU 10 receives interruption from the line control circuit 8 and reads the control information on channel numbers, channel present statuses, addresses and control fields from the line control circuit 8 via common internal bus 12.
  • the CPU 10 checks a variety of parameters stored in the memory module 11 via common internal bus 12. In the case of the frame to be received correctly, a receiving process start command is issued to the DMA control circuit 9 of the DMA control means B as well as to the line control circuit 8 via common internal bus 12. Furthermore, the CPU 10 sets, in the per-channel parameter registers 91-98 of the DMA control circuit 9, parameters such as the number of bytes and addresses of the data buffer on the main memory 3 defined as a transfer destination of the information field.
  • the line control circuit 8 controls the channel selector 7 on the basis of the channel numbers.
  • the information fields of the frames accumulated in the line control circuit 8 are transferred while being marked with the channel numbers via the receiving data bus 13 to the DMA control circuit 9.
  • the received data are transferred to a predetermined data buffer of the main memory 3 on the basis of values of the per-channel parameter registers 91-98, thus completing the receiving process.
  • the CPU 10 when transmitting the frames, the CPU 10 receives a frame transmitting start command from the host processor 4. If a frame is transmittable as indicated by a status at that channel by referring to the memory module 11 and various registers, the CPU 10 issues the transmitting process start command to the DMA control circuit and the line control circuit 8 as well. The CPU 10 resets the frame transmittable status after transmission.
  • the DMA control circuit 9 reads the data which form the information fields of the frame to be transmitted from the transmitting data buffer of the main memory 3 with reference to the per-channel parameter registers 91-98. Such data are transferred via the transmitting data bus 14 to the line control circuit 8.
  • the status register of the channel number concerned is updated in accordance with the transmitted data.
  • the address, control field and frame check sequence are added for fabricating the frame.
  • the frames are sent via the channel selector 7 to the line correspondence units 61-68 of the channel numbers designated from the CPU 10.
  • the received frames are then transmitted to the transmitting line TL in accordance with line clocks, thus completing a series of transmitting processes.
  • the multichannel communication processing system for executing the communication processes of a plurality of channels, this system including a mere set of the CPU, the line control means A, the DMA control means B.
  • the memory module and the line correspondence means C having the line correspondence units the number of which corresponds to the number of channels.
  • the system can be miniaturized on the whole. The costs can remarkably be reduced.
  • the number of lines which corresponds to the maximum processing capability of the built-in CPU is freely set.
  • the processing capability can be optimized, thereby making it possible to enhance a system efficiency.
  • FIG. 3 is a block diagram depicting a configuration of one embodiment of an exchange equipped with the multichannel communication processing system of this invention.
  • a private branch exchange 30 is separated into a unit on the side of a station exchange and a unit on the side of an extension terminal, with a time-division multiplex switch 31 serving as its center.
  • the multichannel communication processing system 1 is employed for the extension terminal.
  • One multichannel communication system 1 works to process the data of a plurality of, e.g., eight extension lines. Therefore, the entire system of the private branch exchange 30 can be miniaturized, and its manufacturing costs can remarkably be reduced.
  • the respective transmitting/receiving lines are independent per channel. Physically, however, a plurality of channels can be time-division-multiplexed by a single transmitting/receiving line.
  • FIG. 4 is a block diagram showing a configuration of one embodiment of the multichannel communication processing system of this invention, wherein the plurality of channels are time-division-multiplexed by the single transmitting/receiving line.
  • FIG. 5 is a time chart showing signals on the transmitting/receiving line and clock waveforms.
  • 8-bit data of a channel 1, a channel 2 and a channel 3, . . . are time-division-multiplexed. Supplied from outside are a channel clock indicating a channel section and a data clock indicating a bitwise data section.
  • a multiplex control circuit 40 multiplexes or separates the data multiplexed on the basis of the channel clock and the data clock. More specifically, the multiplexed and received data are separated and supplied to the line correspondence unit 61. Reversely, the data given from the line correspondence unit 61 are multiplexed en bloc and sent to the multiplex transmitting/receiving line.
  • the integration on one chip may be effected together with the multichannel communication processing system 1.
  • FIG. 6 is a block diagram illustrating a detailed configuration of one embodiment of the line correspondence unit.
  • the line correspondence unit 61 includes: a 8-bit receiving shift register 64 for converting serial receiving data into parallel receiving data; a receiving FIFO memory 62 for temporarily accumulating the data; a transmitting FIFO memory 63 for temporarily accumulating the transmitting data; and a transmitting shift register 65 for converting the parallel transmitting data into the serial transmitting data.
  • the operation of the line correspondence unit 61 will next be described.
  • the serial data received at a rate of, e.g., 16 kbps are converted 8-bitwise into parallel data by the receiving shift register 64.
  • the parallel data are then stored in a receiving FIFO memory 62.
  • the line correspondence unit 61 transmits a signal indicating, for example, [existence of receiving FIFO memory data]to the line control circuit 8.
  • the same unit 61 then waits for processing by the line control circuit 8.
  • the line control circuit 8 sequentially reads the data of the receiving FIFO memory 62 at timings when processing the receiving data of the line correspondence unit of that channel.
  • the circuit 8 then executes the necessary process.
  • the line correspondence unit 61 transmits, if the transmitting FIFO memory is unoccupied, a signal indicating, e.g., [non-existence of transmitting FIFO memory data] to the line control circuit 8 at the transmitting time.
  • the line control circuit 8 which has received this signal, writes the data to the transmitting FIFO memory 63 when a necessity for transmission arises.
  • the transmitting shift register 65 converts the received parallel data into serial data and transmits the data at a rate of, e.g., 16 kbps.
  • FIG. 6 shows an example of providing the 5-stage 8-bit receiving FIFO memories 62 and the 6-stage 8-bit transmitting FIFO memories 63. Considerations will herein be given to the number of stages of the FIFO memories required. It is assumed that the number of channels is set to 8, and a load at which receiving of all the channels is simultaneously effected is set at the maximum level.
  • the transmitting process is executable with a fewer number of steps than in the receiving process. Therefore, the number of transmitting FIFO memories 63 may be smaller than that of the receiving FIFO memories 62.
  • the multichannel communication processing system consisting of a mere set of the CPU, the line control means, the DMA control means, the memory module and the line correspondence means including the line correspondence units the number of which corresponds to the number of channels, whereby communication processing of the plurality of channels can be executed. Therefore, the entire system can be miniaturized, and the costs are considerably reduced.
  • the number of lines which corresponds to the maximum processing capability of the built-in CPU is freely set, and the processing capability can be optimized. As a result, the system efficiency can be enhanced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Security & Cryptography (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)

Abstract

A multichannel communication processing system having line control apparatus means for analyzing receiving frames and channel-controlling transmitting frames, DMA control apparatus for transferring the data not via a host processor but directly to a main memory, a memory for storing a variety of data and a communication protocol processing program, a CPU for controlling the communication processing system as a whole and line correspondence apparatus including line correspondence units provided between the lines and the line control apparatus whereby serial interfaces with channels of the plurality of lines are effected.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is directed generally to a multichannel communication processing system, and more particularly, to frame processing means for processing a plurality of frames by use of a set of a CPU, a DMA control module and so on.
2. Description of Background
A conventional system for processing a communication protocol is disclosed in, e.g., Japanese Patent Laid-Open No. 144839/1989. FIG. 2 illustrates a construction of this conventional system.
A communication processing system 2 comprises a line control module 21, a transmitting/receiving FIFO (first-in first-out) memory 22, a DMA control module 23, a memory 24, a CPU 25 and an internal bus 26. The line control module 21 effects a serial interface with a remote station through transmitting/receiving lines. The memory 22 temporarily stores the transmitting/receiving data. The DMA control module 23 transfers the data directly to a main memory 3 on the side of a host processor 4. The memory 24 stores a communication processing program and the data. The CPU 25 controls the communication processing system 2 as a whole. The bus 26 connects circuits thereof.
The communication processing system 2 is formed on a single semiconductor substrate such as a silicon substrate by a known semiconductor integrated circuit processing technology to provide LSI.
The communication processing system LSI 2 is employed for processing a link access procedure-on D channel LAPD serving as a communication protocol of, e.g., an integrated services digital network ISDN. In this case, a transmitting/receiving line rate is 16 or 64 kbps, while an operating system clock of the internal CPU 25 is, for instance, 6 MHz.
The conventional technology described above is limited to a case where only one transmitting/receiving line is prepared. No consideration is given to an application to a system having a plurality of lines. Hence, when constructing the system which, as in a station exchange or a private branch exchange, accommodates a plurality, particularly, a multiplicity of lines, it is required that the communication processing systems LSI2 be used one by one for every line. This results in a scale-up of the whole system and an increase in costs as well.
The transmitting/receiving line rate of 16 kbps or 64 kbps amounts to approximately 1/380 and 1/100, of the system clock of 6 MHz. Thus the transmitting/receiving line rate of 16 kbps or 64 kbps is very low speed as compared with the operating system clock of 6 MHz of the built-in CPU 25. Hence, the time for waiting for an interruption from the line control module 21 or the DMA control module 23 is much longer than in a state where the built-in CPU 25 works to control the single transmitting/receiving line. The communication processing system LSI2 is therefore inefficient.
SUMMARY OF THE INVENTION
Accordingly, it is an object of this invention to provide a multichannel communication processing system capable of efficiently controlling communication protocol processing of a plurality of lines and miniaturizing the system as a whole.
To accomplish the foregoing object, according to one aspect of the present invention, in a communication processing system for controlling a data transfer to a plurality of lines in accordance with a communication protocol by using a set of a line control means for analyzing receiving frames and channel-controlling of transmitting frames, a DMA control means for transferring the data not via a host processor but directly to a main memory, a memory for storing a variety of data and a communication protocol processing program and a CPU for controlling the communication processing system as a whole, there is provided the improvement characterized in that a line correspondence means including line correspondence units for effecting interfaces with channels of the plurality of lines is disposed between the lines and the line control means.
To accomplish the foregoing object, according to another aspect of the invention, there is provided a multichannel communication processing system characterized by providing: a line correspondence means including line correspondence units for effecting interfaces with channels of the plurality of lines between the lines and the line control means; a multiplex control circuit for separating the multiplexed data transmitted from multiplex transmitting/receiving lines, supplying the data to the line correspondence units, multiplexing en bloc the data given from the line correspondence units and sending the data to the multiplex transmitting/receiving lines between the line correspondence means and the multiplex transmitting/receiving lines.
Each of the line correspondence units includes a data buffer for temporarily storing the data, the line control means includes a channel selector for selecting each of the line correspondence units and a register for holding statuses per channel, and the DMA control means includes a register for holding parameters per channel.
The data transferred between the CPU, the line control means, the DMA control means and the memory contain channel information.
It is desirable to increase a data transfer rate that data buses dedicated to receiving and transmitting are disposed between the line control means and the DMA control means.
The multichannel communication processing system can be constructed of one or a plurality of semiconductor chips.
Any multichannel communication processing systems are applicable to an ISDN communication protocol LSI and an exchange.
According to this invention, when receiving the data from the lines, the low-speed data are temporarily stored in the respective line correspondence units. The data are then transferred via the line control module to the CPU. The CPU is capable of processing at a high speed with the aid of the line control module and the DMA control module. The CPU therefore can execute the receiving process of a plurality of low-speed data lines.
In the case of transmitting, the CPU transmits the transmitting data distributively to the line correspondence units at the high speed with the aid of the DMA control module and the line control module. The line correspondence units in turn transmit the data to the external lines at a low speed.
In this manner, the communication process can be executed at a high efficiency on the occasion of transmitting/receiving of the plurality of lines. The whole system can be miniaturized.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1(A)-(B) is a block diagram illustrating a configuration of one embodiment of a multichannel communication processing system of this invention;
FIG. 2 is a block diagram illustrating one example of configuration of a conventional single-channel communication processing system;
FIG. 3 is a block diagram showing a configuration of one embodiment of an exchange equipped with the multichannel communication processing system of this invention;
FIG. 4 is a block diagram depicting a configuration of one embodiment of the multichannel communication processing system of this invention, wherein a plurality of channels are time-division-multiplexed by one transmitting/receiving line;
FIG. 5 is a time chart showing signals on the transmitting/receiving line and clock waveforms; and
FIG. 6 is a block diagram fully illustrating a configuration of one embodiment of a line correspondence unit.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
One embodiment of the present invention will hereinafter be described with reference to the accompanying drawings.
FIG. 1 is a block diagram illustrating a configuration of one embodiment of a multichannel communication processing system including a transform-into-multichannel means. A multichannel communication processing system 1 is constructed on one semiconductor substrate such as a silicon substrate by a known semiconductor integrated circuit technology.
The communication processing system LSI1 is connected to a system bus 5 together with a main memory 3 for storing transmitting/receiving data and a variety of parameters for communication protocol processing. A predetermined communication function module is thus configured. The communication processing system LSI1 supports data transfer control procedures and other control when effecting data communications with other communication function modules in which a host processor 4 serves as a remote station.
The communication processing system LSI1 comprises a plurality of line correspondence units 61-68, a channel selector 7, a line control circuit 8, status registers 81-88 provided per line and concomitant therewith, a DMA control circuit 9, parameter registers 91-98 provided per channel and concomitant therewith, a CPU 10, a memory module 11 and a common internal bus 12. The line correspondence units 61-68 perform serial interfaces with the remote station via a receiving line RL and a transmitting line TL. The channel selector 7, which is positioned between the plurality of line correspondence units and the one line control circuit 8, selects one of the lines connecting one of the line correspondence units in response to a control signal on control line 17 from the line control circuit 8.
During receiving of the frames, signals indicative of the receipt of the frame are given from the line correspondence units 61 to 68 to the line control circuit 8. These signals, however, are not illustrated in the drawings. Upon receipt of this information, the line control circuit 8 delivers a control signal to the channel selector via the control line 17 so as to select one of the line correspondence units, thereby enabling the channel selector 7 to select the required line (channel).
Referring now to transmission, the transmission start instruction given by the host processor includes information for appointing or designating the channel. The CPU 10 decodes the channel appointing information and sends the decoded information to the line control circuit 8. Upon receipt of the channel appointing information, the line control circuit 8 delivers a control signal to the channel selector 7 via the control line 17, thereby enabling the channel selector 7 to select the required line (channel). The line control circuit 8 analyzes a receiving frame via any selected one of the line correspondence units 61-68. This circuit 8 also effects channel control of a transmitting frame. The DMA control circuit 9 transfers the data not via the host processor 4 but directly to the main memory 3. The CPU 10 controls the communication processing system LSI1 as a whole. The memory module 11 is constructed of: a RAM for rewritably storing various control data such as system constants needed for controlling the data transfer and also various control information necessary for controlling the data transfer under DMA control; and a ROM into which a communication protocol processing program for prescribing the communication processing procedures and other programs for controlling the entire communication processing system 1 are incorporated. The common internal bus 12 serves to connect circuits thereof. Note that the number 8 of the line correspondence units 61-68 is a mere example, but other numbers are available.
The channel selector 7, the line control circuit 8 and the status registers 81-88 provided per channel are combined to constitute a line control means A. The DMA control circuit 9 and the parameter registers 91-98 provided per channel are combined to form a DMA control means B. The line correspondence units 61-68 form a line correspondence means C. The line correspondence means C is composed of, e.g., an FIFO type data buffer. A storage capacity of the data buffer is desirably set enough to effect buffering even when simultaneously receiving all the channels without a back-up memory. The data buffer storage capacity will be explained later in detail with reference to FIG. 6.
Separately from the common internal bus 12, a receiving data bus 13 and a transmitting data bus 14 which are dedicated to transmission and receipt can be provided between the DMA control circuit 9 and the line control circuit 8. The installation of the receiving/transmitting data buses 13 and 14 dedicated to the transmission and receipt makes it possible to evade conflicts with transfers of other data. A data transfer velocity is thereby improved.
Connectable to the common internal bus 12 separately from the memory module 11 are a register file 15 in which only the register is made independent and a memory interface 16 used for an expansion of the memory module 11.
Next, receiving/transmitting operations in this embodiment will be explained.
For instance, the control procedures of a high level data link control HDLC system are adopted. Received via the receiving line of each channel is a frame in which an address, a control field, an information field and a frame check sequence are interposed between flag sequences. In the line correspondence units 61-68 of the line correspondence means C, when receiving the frames, the frames are accumulated in the FIFO type data buffer. The line control circuit 8 of the line control means A is informed of the fact that the frames are received.
The line control circuit 8 receives a signal informing the receipt of frames coming in from the plurality of line correspondence units 61-68. The CPU 10 is informed of this by, e.g., an interruption from the line control circuit 8. CPU 10 accesses the register file 15, memory module 11, memory expansion interface 16, line control circuit 8, DMA control circuit 9, etc. via common internal bus 12.
The CPU 10 receives interruption from the line control circuit 8 and reads the control information on channel numbers, channel present statuses, addresses and control fields from the line control circuit 8 via common internal bus 12. The CPU 10 checks a variety of parameters stored in the memory module 11 via common internal bus 12. In the case of the frame to be received correctly, a receiving process start command is issued to the DMA control circuit 9 of the DMA control means B as well as to the line control circuit 8 via common internal bus 12. Furthermore, the CPU 10 sets, in the per-channel parameter registers 91-98 of the DMA control circuit 9, parameters such as the number of bytes and addresses of the data buffer on the main memory 3 defined as a transfer destination of the information field.
The line control circuit 8 controls the channel selector 7 on the basis of the channel numbers. The information fields of the frames accumulated in the line control circuit 8 are transferred while being marked with the channel numbers via the receiving data bus 13 to the DMA control circuit 9.
In the DMA control circuit 9, the received data are transferred to a predetermined data buffer of the main memory 3 on the basis of values of the per-channel parameter registers 91-98, thus completing the receiving process.
On the other hand, when transmitting the frames, the CPU 10 receives a frame transmitting start command from the host processor 4. If a frame is transmittable as indicated by a status at that channel by referring to the memory module 11 and various registers, the CPU 10 issues the transmitting process start command to the DMA control circuit and the line control circuit 8 as well. The CPU 10 resets the frame transmittable status after transmission.
The DMA control circuit 9 reads the data which form the information fields of the frame to be transmitted from the transmitting data buffer of the main memory 3 with reference to the per-channel parameter registers 91-98. Such data are transferred via the transmitting data bus 14 to the line control circuit 8.
In the line control circuit 8, the status register of the channel number concerned is updated in accordance with the transmitted data. At the same moment, the address, control field and frame check sequence are added for fabricating the frame. The frames are sent via the channel selector 7 to the line correspondence units 61-68 of the channel numbers designated from the CPU 10.
In the line correspondence units 61-68, the received frames are then transmitted to the transmitting line TL in accordance with line clocks, thus completing a series of transmitting processes.
According to this embodiment, it is possible to obtain the multichannel communication processing system for executing the communication processes of a plurality of channels, this system including a mere set of the CPU, the line control means A, the DMA control means B. The memory module and the line correspondence means C having the line correspondence units the number of which corresponds to the number of channels. As a result, the system can be miniaturized on the whole. The costs can remarkably be reduced.
The number of lines which corresponds to the maximum processing capability of the built-in CPU is freely set. The processing capability can be optimized, thereby making it possible to enhance a system efficiency.
FIG. 3 is a block diagram depicting a configuration of one embodiment of an exchange equipped with the multichannel communication processing system of this invention.
A private branch exchange 30 is separated into a unit on the side of a station exchange and a unit on the side of an extension terminal, with a time-division multiplex switch 31 serving as its center. The multichannel communication processing system 1 is employed for the extension terminal. One multichannel communication system 1 works to process the data of a plurality of, e.g., eight extension lines. Therefore, the entire system of the private branch exchange 30 can be miniaturized, and its manufacturing costs can remarkably be reduced.
In accordance with the embodiment shown in FIG. 1, the respective transmitting/receiving lines are independent per channel. Physically, however, a plurality of channels can be time-division-multiplexed by a single transmitting/receiving line.
FIG. 4 is a block diagram showing a configuration of one embodiment of the multichannel communication processing system of this invention, wherein the plurality of channels are time-division-multiplexed by the single transmitting/receiving line. FIG. 5 is a time chart showing signals on the transmitting/receiving line and clock waveforms.
In a multiplex transmitting/receiving line, 8-bit data of a channel 1, a channel 2 and a channel 3, . . . are time-division-multiplexed. Supplied from outside are a channel clock indicating a channel section and a data clock indicating a bitwise data section.
A multiplex control circuit 40 multiplexes or separates the data multiplexed on the basis of the channel clock and the data clock. More specifically, the multiplexed and received data are separated and supplied to the line correspondence unit 61. Reversely, the data given from the line correspondence unit 61 are multiplexed en bloc and sent to the multiplex transmitting/receiving line.
Where the multiplex control circuit 40 is to be large-scale-integrated, the integration on one chip may be effected together with the multichannel communication processing system 1.
FIG. 6 is a block diagram illustrating a detailed configuration of one embodiment of the line correspondence unit.
The line correspondence unit 61 includes: a 8-bit receiving shift register 64 for converting serial receiving data into parallel receiving data; a receiving FIFO memory 62 for temporarily accumulating the data; a transmitting FIFO memory 63 for temporarily accumulating the transmitting data; and a transmitting shift register 65 for converting the parallel transmitting data into the serial transmitting data.
The operation of the line correspondence unit 61 will next be described. At the receiving time, the serial data received at a rate of, e.g., 16 kbps are converted 8-bitwise into parallel data by the receiving shift register 64. The parallel data are then stored in a receiving FIFO memory 62. The line correspondence unit 61 transmits a signal indicating, for example, [existence of receiving FIFO memory data]to the line control circuit 8. The same unit 61 then waits for processing by the line control circuit 8. The line control circuit 8 sequentially reads the data of the receiving FIFO memory 62 at timings when processing the receiving data of the line correspondence unit of that channel. The circuit 8 then executes the necessary process.
The line correspondence unit 61 transmits, if the transmitting FIFO memory is unoccupied, a signal indicating, e.g., [non-existence of transmitting FIFO memory data] to the line control circuit 8 at the transmitting time. The line control circuit 8, which has received this signal, writes the data to the transmitting FIFO memory 63 when a necessity for transmission arises. The transmitting shift register 65 converts the received parallel data into serial data and transmits the data at a rate of, e.g., 16 kbps.
FIG. 6 shows an example of providing the 5-stage 8-bit receiving FIFO memories 62 and the 6-stage 8-bit transmitting FIFO memories 63. Considerations will herein be given to the number of stages of the FIFO memories required. It is assumed that the number of channels is set to 8, and a load at which receiving of all the channels is simultaneously effected is set at the maximum level.
A system clock of the CPU 10 is 6 MHz, and one instruction is executed at 4 clocks. Processing of a set of transmitting/receiving frames takes 500 steps. In this case a processing time needed is given by: (4×500)/(6×106)=3.3×10-4 sec. In the case of 8 channels, the processing time is given by: 3.3×10-4 ×8=2.64×10-3 sec.
When the data receiving rate is 16 kbps, the number of bits received during a period of 2.64×10-3 sec is expressed such as: 2.64×10-3 /(1/(16×103))=42.24 bits=approximately 6 bytes.
Hence, six stages of the receiving FIFO memories 62 suffice. In general, the transmitting process is executable with a fewer number of steps than in the receiving process. Therefore, the number of transmitting FIFO memories 63 may be smaller than that of the receiving FIFO memories 62.
According to the present invention, it is feasible to obtain the multichannel communication processing system consisting of a mere set of the CPU, the line control means, the DMA control means, the memory module and the line correspondence means including the line correspondence units the number of which corresponds to the number of channels, whereby communication processing of the plurality of channels can be executed. Therefore, the entire system can be miniaturized, and the costs are considerably reduced.
The number of lines which corresponds to the maximum processing capability of the built-in CPU is freely set, and the processing capability can be optimized. As a result, the system efficiency can be enhanced.

Claims (46)

We claim:
1. A multichannel communication processing system, in a communications exchange for simultaneously executing communications on a plurality of lines, comprising:
a line control means for analyzing receiving frames simultaneously received through a plurality of lines and channel-controlling transmitting frames simultaneously transmitted through said lines;
a DMA control means for transferring frames not via a host processor but directly to a main memory;
a memory for storing a variety of data and a communication protocol processing program;
a CPU for controlling said communication processing system as whole to effect simultaneous communication processing by use of said data and said communication protocol processing program stored in said memory; and
a line correspondence means including line correspondence units corresponding to said plurality of lines, each line correspondence unit being disposed between a corresponding line and said line control means, each line correspondence unit effects serial interface between a channel of a corresponding line and said line control means.
2. The multichannel communication processing system as set forth in claim 1, wherein each of said line correspondence units includes a data buffer for temporarily storing data, said line control means includes a channel selector for selecting one of said line correspondence units and a register for holding statuses per channel, and said DMA control means includes a register for holding parameters per channel.
3. The multichannel communication processing systems as set forth in claim 1 or 2, wherein data transferred between said CPU, said line control means, said DMA control means and said memory contain channel information.
4. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 1.
5. An exchange equipped with said multichannel communication processing system as set forth in claim 1.
6. a multichannel communication processing system, a communications exchange for simultaneously executing communications on a plurality of lines, comprising:
line control means for analyzing receiving frames simultaneously received through a plurality of lines and channel-controlling transmitting frames simultaneously transmitted through said lines;
a DMA control means for transferring frames not via a host processor but directly to a main memory;
a memory for storing a variety of data and a communication protocol processing program;
a CPU for controlling said communication processing system as whole to effect simultaneous communication processing by use of said data and said communication protocol processing program stored in said memory;
a line correspondence means including a plurality of line correspondence units corresponding to said plurality of lines, each line correspondence unit being disposed between a corresponding line and said line control means, each line correspondence unit effects serial interface between a respective channel of a corresponding line and said line control means; and
a multiplex control circuit, disposed between said line correspondence means and multiplex transmitting/receiving lines, for separating multiplexed data transmitted from said multiplex transmitting line, simultaneously supplying the data to said line correspondence units, multiplexing en bloc the data from said line correspondence units and simultaneously sending the data to said multiplex transmitting/receiving lines.
7. The multichannel communication processing system as set forth in claim 6, wherein each of said line correspondence units includes a data buffer for temporarily storing the data, said line control means includes a channel selector for selecting each of said line correspondence units and a register for holding statuses per channel, and said DMA control means includes a register for holding parameters per channel.
8. The multichannel communication processing system a set forth in claim 6 or 7, wherein the data transferred between said CPU, said line control means, said DMA control means and said memory contain channel information.
9. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 6.
10. An exchange equipped with said multichannel communication processing system as set forth in claim 6.
11. The multichannel communication processing system as set forth in claim 1, wherein a data bus dedicated to receiving and a data bus dedicated to transmitting are provided between said line control means and said DMA control means.
12. The multichannel communication processing system as set forth in claim 11, wherein said multichannel communication processing system is constructed of one or a plurality of semiconductor chips.
13. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 12.
14. An exchange equipped with said multichannel communication processing system as set forth in claim 13.
15. The multichannel communication processing system as set forth in claim 2, wherein a data bus dedicated to receiving and a data bus dedicated to transmitting are provided between said line control means and said DMA control means.
16. The multichannel communication processing system as set forth in claim 1, wherein said multichannel communication processing system is constructed of one or a plurality of semiconductor chips.
17. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 16.
18. An exchange equipped with said multichannel communication processing system as set forth in claim 17.
19. The multichannel communication processing system as set forth in claim 3, wherein a data bus dedicated to receiving and a data bus dedicated to transmitting are provided between said line control means and said DMA control means.
20. The multichannel communication processing system as set forth in claim 2, wherein said multichannel communication processing system is constructed of one or a plurality of semiconductor chips.
21. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 1.
22. An exchange equipped with said multichannel communication processing system as set forth in claim 21.
23. The multichannel communication processing system as set forth in claim 3, wherein said multichannel communication processing system is constructed of one or a plurality of semiconductor chips.
24. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 2.
25. An exchange equipped with said multichannel communication processing system as set forth in claim 1.
26. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 3.
27. An exchange equipped with said multichannel communication processing system as set forth in claim 2.
28. An exchange equipped with said multichannel communication processing system as set forth in claim 3.
29. The multichannel communication processing system as set forth in claim 6, wherein a data bus dedicated to receiving and a data bus dedicated to transmitting are provided between said line control means and said DMA control means.
30. The multichannel communication processing system as set forth in claim 29, wherein said multichannel communication processing system is constructed of one or a plurality of semiconductor chips.
31. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 30.
32. An exchange equipped with said multichannel communication processing system as set forth in claim 31.
33. The multichannel communication processing system as set forth in claim 7, wherein a data bus dedicated to receiving and a data bus dedicated to transmitting are provided between said line control means and said DMA control means.
34. The multichannel communication processing system as set forth in claim 6, wherein said multichannel communication processing system is constructed of one or a plurality of semiconductor chips.
35. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 34.
36. An exchange equipped with said multichannel communicating processing system as set forth in claim 35.
37. The multichannel communication processing system as set forth in claim 8, wherein a data bus dedicated to receiving and a data bus dedicated to transmitting are provided between said line control means and said DMA control means.
38. The multichannel communication processing system as set forth in claim 7, wherein said multichannel communication processing system is constructed of one or a plurality of semiconductor chips.
39. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 6.
40. An exchange equipped with said multichannel communication processing system as set forth in claim 39.
41. The multichannel communication processing system as set forth in claim 8, wherein said multichannel communication processing system is constructed of one or a plurality of semiconductor chips.
42. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 7.
43. An exchange equipped with said multichannel communication processing system as set forth in claim 6.
44. An ISDN communication protocol LSI including said multichannel communication processing system as set forth in claim 8.
45. An exchange equipped with said multichannel communication processing system as set forth in claim 7.
46. An exchange equipped with said multichannel communication processing system as set forth in claim 8.
US07/669,974 1990-03-15 1991-03-15 Multichannel communication processing system Expired - Fee Related US5278836A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2-64940 1990-03-15
JP6494090A JP2814132B2 (en) 1990-03-15 1990-03-15 Multi-channel communication processing device

Publications (1)

Publication Number Publication Date
US5278836A true US5278836A (en) 1994-01-11

Family

ID=13272533

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/669,974 Expired - Fee Related US5278836A (en) 1990-03-15 1991-03-15 Multichannel communication processing system

Country Status (5)

Country Link
US (1) US5278836A (en)
EP (1) EP0446855B1 (en)
JP (1) JP2814132B2 (en)
KR (1) KR910017810A (en)
DE (1) DE69112676T2 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5442631A (en) * 1993-03-05 1995-08-15 Kabushiki Kaisha Toshiba Communication control device
US5627858A (en) * 1992-07-20 1997-05-06 Telefonaktiebolaget L M Ericsson Multi-channel autobauding circuit
US5850388A (en) * 1996-08-02 1998-12-15 Wandel & Goltermann Technologies, Inc. Protocol analyzer for monitoring digital transmission networks
US5850386A (en) * 1996-11-01 1998-12-15 Wandel & Goltermann Technologies, Inc. Protocol analyzer for monitoring digital transmission networks
US5968158A (en) * 1997-10-06 1999-10-19 International Business Machines Corporation Apparatus including a host processor and communications adapters interconnected with a bus, with improved transfer of interrupts between the adapters and host processor
US20020097737A1 (en) * 2000-11-30 2002-07-25 Alcatel Interface system for synchronous hierarchy telecommunications networks
US6446082B1 (en) * 1998-09-21 2002-09-03 Impress Corporation Method of receiving time-specified program contents
US6476935B1 (en) * 1997-10-02 2002-11-05 Canon Kabushiki Kaisha Data communication apparatus and communication control method
US20050232299A1 (en) * 2000-04-19 2005-10-20 Serconet, Ltd. Network combining wired and non-wired segments
US7266129B1 (en) * 1999-11-04 2007-09-04 Fujitsu Limited Communication line control system

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7089344B1 (en) * 2000-06-09 2006-08-08 Motorola, Inc. Integrated processor platform supporting wireless handheld multi-media devices

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3990050A (en) * 1974-09-25 1976-11-02 Bell Telephone Laboratories, Incorporated Computer controlled automatic response system
JPS58166852A (en) * 1982-03-29 1983-10-03 Hitachi Ltd Priority processing system
US4625307A (en) * 1984-12-13 1986-11-25 United Technologies Corporation Apparatus for interfacing between at least one channel and at least one bus
EP0259117A2 (en) * 1986-09-05 1988-03-09 AT&T Corp. Distributed packet switching system
JPH01302941A (en) * 1988-05-31 1989-12-06 Hitachi Ltd Lapd processing system
US5014269A (en) * 1988-07-08 1991-05-07 J. S. Telecommunications Microcomputer integrating a digital subscriber terminal for an integrated service digital network
US5027349A (en) * 1989-05-10 1991-06-25 Alcatel Na Embedded control technique for distributed control systems
EP0447054A2 (en) * 1990-03-15 1991-09-18 International Business Machines Corporation Integrated data link controller with synchronous link interface and asynchronous host processor interface

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62232057A (en) * 1986-04-02 1987-10-12 Oki Electric Ind Co Ltd Pseudo dma system

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3990050A (en) * 1974-09-25 1976-11-02 Bell Telephone Laboratories, Incorporated Computer controlled automatic response system
JPS58166852A (en) * 1982-03-29 1983-10-03 Hitachi Ltd Priority processing system
US4625307A (en) * 1984-12-13 1986-11-25 United Technologies Corporation Apparatus for interfacing between at least one channel and at least one bus
EP0259117A2 (en) * 1986-09-05 1988-03-09 AT&T Corp. Distributed packet switching system
JPH01302941A (en) * 1988-05-31 1989-12-06 Hitachi Ltd Lapd processing system
US5014269A (en) * 1988-07-08 1991-05-07 J. S. Telecommunications Microcomputer integrating a digital subscriber terminal for an integrated service digital network
US5027349A (en) * 1989-05-10 1991-06-25 Alcatel Na Embedded control technique for distributed control systems
EP0447054A2 (en) * 1990-03-15 1991-09-18 International Business Machines Corporation Integrated data link controller with synchronous link interface and asynchronous host processor interface

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
IEEE National Conference on Telecommunication , Integrated Circuits for ISDN Status and Future by G. Geiger, et al., Apr. 2, 1989, York GB. *
IEEE National Conference on Telecommunication, "Integrated Circuits for ISDN-Status and Future" by G. Geiger, et al., Apr. 2, 1989, York GB.
Studiedag Digitale Telekommunikatie, Nov. 18, 1986, Gent BE, by R. Theews, "Evolutie Naarisdn in Private Schakelsystemen".
Studiedag Digitale Telekommunikatie, Nov. 18, 1986, Gent BE, by R. Theews, Evolutie Naarisdn in Private Schakelsystemen . *
Supplement to British Telecommunications Engineering, Part 2, vol. 7, Jul. 1988, London GB, "Integrated Services Digital Network" by D. Lee.
Supplement to British Telecommunications Engineering, Part 2, vol. 7, Jul. 1988, London GB, Integrated Services Digital Network by D. Lee. *

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5627858A (en) * 1992-07-20 1997-05-06 Telefonaktiebolaget L M Ericsson Multi-channel autobauding circuit
US5442631A (en) * 1993-03-05 1995-08-15 Kabushiki Kaisha Toshiba Communication control device
US5850388A (en) * 1996-08-02 1998-12-15 Wandel & Goltermann Technologies, Inc. Protocol analyzer for monitoring digital transmission networks
US5850386A (en) * 1996-11-01 1998-12-15 Wandel & Goltermann Technologies, Inc. Protocol analyzer for monitoring digital transmission networks
US6476935B1 (en) * 1997-10-02 2002-11-05 Canon Kabushiki Kaisha Data communication apparatus and communication control method
US5968158A (en) * 1997-10-06 1999-10-19 International Business Machines Corporation Apparatus including a host processor and communications adapters interconnected with a bus, with improved transfer of interrupts between the adapters and host processor
US6446082B1 (en) * 1998-09-21 2002-09-03 Impress Corporation Method of receiving time-specified program contents
US7266129B1 (en) * 1999-11-04 2007-09-04 Fujitsu Limited Communication line control system
US8867506B2 (en) 2000-04-19 2014-10-21 Conversant Intellectual Property Management Incorporated Network combining wired and non-wired segments
US20070091915A1 (en) * 2000-04-19 2007-04-26 Serconet Ltd. Network combining wired and non wired segments
US20050232299A1 (en) * 2000-04-19 2005-10-20 Serconet, Ltd. Network combining wired and non-wired segments
US7636373B2 (en) 2000-04-19 2009-12-22 Mosaid Technologies Incorporated Network combining wired and non-wired segments
US20100135480A1 (en) * 2000-04-19 2010-06-03 Mosaid Technologies Incorporated Network combining wired and non-wired segments
US20100135479A1 (en) * 2000-04-19 2010-06-03 Mosaid Technologies Incorporated Network combining wired and non-wired segments
US8848725B2 (en) 2000-04-19 2014-09-30 Conversant Intellectual Property Management Incorporated Network combining wired and non-wired segments
US8873575B2 (en) 2000-04-19 2014-10-28 Conversant Intellectual Property Management Incorporated Network combining wired and non-wired segments
US8873586B2 (en) 2000-04-19 2014-10-28 Conversant Intellectual Property Management Incorporated Network combining wired and non-wired segments
US8982903B2 (en) 2000-04-19 2015-03-17 Conversant Intellectual Property Management Inc. Network combining wired and non-wired segments
US8982904B2 (en) 2000-04-19 2015-03-17 Conversant Intellectual Property Management Inc. Network combining wired and non-wired segments
US20020097737A1 (en) * 2000-11-30 2002-07-25 Alcatel Interface system for synchronous hierarchy telecommunications networks

Also Published As

Publication number Publication date
EP0446855A2 (en) 1991-09-18
JPH03265334A (en) 1991-11-26
JP2814132B2 (en) 1998-10-22
EP0446855A3 (en) 1992-12-23
DE69112676T2 (en) 1996-05-02
EP0446855B1 (en) 1995-09-06
DE69112676D1 (en) 1995-10-12
KR910017810A (en) 1991-11-05

Similar Documents

Publication Publication Date Title
US5111425A (en) Single chip communication data processor with direct memory access controller having a channel control circuit
US5541930A (en) Byte aligned communication system for transferring data from one memory to another memory over an ISDN
US4639910A (en) Apparatus for establishing communication paths
US5278836A (en) Multichannel communication processing system
JPH0962599A (en) Communication system with local bus architecture between expandable devices in multiplex environment
US6147997A (en) Mechanism to support an UTOPIA interface over a backplane
US4672604A (en) Time slot polling arrangement for multiple stage time division switch
EP0369802A2 (en) Network system
US6178180B1 (en) Communications adapter for processing ATM and ISDN data
US20110149985A1 (en) Data processing apparatus and method of controlling the same
US4774704A (en) Interface circuit for connecting a digital equipment to a time multiplex link
US6532239B1 (en) Transmission/reception concurrent matching apparatus for TDM channels and method thereof
US5319488A (en) Terminal equipment and optical communication system using the same
JP2889027B2 (en) Time division switch and connection module constituting such switch
US4633461A (en) Switching control for multiple stage time division switch
US5598402A (en) Multiplexer with transmission back-up function
US7305676B1 (en) Communication device configured for real time processing of user data to be transmitted
JPH021670A (en) Communication path allocation system
JP2760280B2 (en) Communication data exchange device and communication system using the exchange device
JPH05504036A (en) Digital communication system for integrated service telephone equipment
JP2580744B2 (en) Frame relay type data exchange
JP3586520B2 (en) Digital message relay system
JPH05292142A (en) Data communication controller and method therefor
JP3202691B2 (en) LSI for controlling ISDN interface
KR820002240B1 (en) Multiport digital switching element

Legal Events

Date Code Title Description
AS Assignment

Owner name: HITACHI, LTD., 6, KANDASURUGADAI 4-CHOME, CHIYODA-

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:IIMURA, KENJI;MIKI, SAKAE;KAWAKITA, KENJI;REEL/FRAME:005686/0266

Effective date: 19910408

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20060111