US5172078A - Differential oscillator with common mode control - Google Patents

Differential oscillator with common mode control Download PDF

Info

Publication number
US5172078A
US5172078A US07/832,187 US83218792A US5172078A US 5172078 A US5172078 A US 5172078A US 83218792 A US83218792 A US 83218792A US 5172078 A US5172078 A US 5172078A
Authority
US
United States
Prior art keywords
coupled
drain
gate
source
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/832,187
Inventor
Dejan Mijuskovic
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to US07/832,187 priority Critical patent/US5172078A/en
Assigned to MOTOROLA, INC. reassignment MOTOROLA, INC. ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: MIJUSKOVIC, DEJAN
Application granted granted Critical
Publication of US5172078A publication Critical patent/US5172078A/en
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MOTOROLA, INC.
Assigned to CITIBANK, N.A. AS COLLATERAL AGENT reassignment CITIBANK, N.A. AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE ACQUISITION CORPORATION, FREESCALE ACQUISITION HOLDINGS CORP., FREESCALE HOLDINGS (BERMUDA) III, LTD., FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS COLLATERAL AGENT reassignment CITIBANK, N.A., AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Anticipated expiration legal-status Critical
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
    • H03K3/0231—Astable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H03B5/20—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising resistance and either capacitance or inductance, e.g. phase-shift oscillator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/354—Astable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B2200/00—Indexing scheme relating to details of oscillators covered by H03B
    • H03B2200/003—Circuit elements of oscillators
    • H03B2200/0034—Circuit elements of oscillators including a buffer amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B2200/00—Indexing scheme relating to details of oscillators covered by H03B
    • H03B2200/003—Circuit elements of oscillators
    • H03B2200/0038—Circuit elements of oscillators including a current mirror
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B2200/00—Indexing scheme relating to details of oscillators covered by H03B
    • H03B2200/006—Functional aspects of oscillators
    • H03B2200/0064—Pulse width, duty cycle or on/off ratio

Definitions

  • the present invention relates in general to oscillator circuits and, more particularly, to a differential oscillator having a controllable zero-crossing level of the differential output signal.
  • Oscillator circuits are commonly used in electronic circuit design to generate an oscillating output signal.
  • a ring oscillator for example, an odd number of inverters are serially coupled input-to-output with the output of the last stage coupled back to the input of the first stage.
  • Many applications require a 50% duty cycle for the oscillating output signal.
  • an oscillator may need to generate a symmetrical clock signal if the external logic clocks off both the rising and falling edges of the clock signal.
  • the conventional ring oscillator has problems generating a symmetrical waveform because of delay differences through the inverter stages.
  • the duty cycle of the oscillating signal may be off by as much as ⁇ 10% which is unacceptable in many applications.
  • a common solution to the problem of maintaining a 50% duty cycle is to design an oscillator to run at twice the desired frequency and then divide down the oscillating signal, for example through a D-type flipflop configured as a divide-by-two counter, to generate the 50% duty cycle waveform operating at the desired frequency.
  • One problem with this solution is the need to operate the oscillator at twice the desired frequency. Since oscillators have an inherent upper frequency limit, dependent on materials and processing, such a solution limits the useable bandwidth of the oscillator by one-half.
  • the invention comprises an oscillator circuit comprising a differential oscillator responsive to a first control signal for adjusting a zero-crossing point of a differential output signal, and a differential amplifier having inverting and non-inverting inputs coupled for receiving the differential output signal of the differential oscillator for providing a symmetrical single-ended output signal.
  • the present invention comprises a differential oscillator circuit comprising first current supply means having an output for providing a first current of predetermined magnitude.
  • First and second transistors have gates receiving first and second input signals, and sources coupled to the output of the first current supply means.
  • a first current mirror circuit includes first and second outputs coupled to the drains of the first and second transistors, respectively.
  • a second current supply means has an output for providing a second current of predetermined magnitude.
  • Third and fourth transistors have gates coupled to the drains of the first and second transistors, respectively, and sources coupled to the output of the second current supply means.
  • a second current mirror circuit includes an input receiving a second control signal, and first and second outputs coupled to the drains of the third and fourth transistors, respectively.
  • a fifth transistor includes a gate receiving the first control signal, a source coupled to the sources of the third and fourth transistors, and a drain coupled to the input of the first current mirror circuit.
  • FIG. 1 is a block diagram illustrating an improved oscillator circuit
  • FIG. 2 is a schematic diagram illustrating the differential oscillator of FIG. 1;
  • FIGS. 3 and 4 are waveform plots useful in the explanation of the invention.
  • An oscillator circuit 10 is shown in FIG. 1 suitable for manufacturing as an integrated circuit using conventional integrated circuit processes.
  • Differential amplifier 12 generates a common mode control signal V CM by connecting its output to the inverting and non-inverting inputs in a self-biasing configuration.
  • the V CM control signal is applied to differential oscillator 14 for generating a differential oscillating signal DIFF -- OSC operating at say 100 MHz with a zero-crossing determined by the V CM control signal.
  • Differential amplifier 16 converts the differential oscillator signal DIFF OSC to a symmetrical single-ended output signal V OUT having 50% duty cycle.
  • differential oscillator 14 includes transistors 20, 22 and 24 each having a gate coupled for receiving the V CM control signal.
  • the source of transistor 20 is coupled together with the sources of differential transistor pair 26 and 28 to the drain of current source transistor 30.
  • the drains of transistors 26 and 28 are coupled to the drains of transistors 34 and 36, respectively.
  • the gates of transistors 34 and 36 are coupled together to the gate and drain of transistor 38 and to the drain of transistor 22.
  • Transistors 34-38 operate as a current mirror circuit with an input at the drain of diode-configured transistor 38, and first and second outputs at the drains of transistors 34 and 36 for supplying current to differential transistor pair 26-28.
  • Transistors 20 and 26-38 form a first stage of differential oscillator 14.
  • the drains of transistors 26 and 28 are also coupled to the gates of transistors 40 and 42, respectively.
  • the common sources of transistors 22, 40 and 42 are coupled to the drain of current source transistor 44, while the drains of transistors 40 and 42 are coupled to the drains of transistors 46 and 48.
  • the gates of transistors 46 and 48 are coupled together to the gate and drain of transistor 50 and to the drain of transistor 24.
  • Transistors 46-50 operate as a current mirror circuit with an input at the drain of diode-configured transistor 50, and first and second outputs at the drains of transistors 46 and 48 for supplying current to differential transistor pair 40-42.
  • Transistors 22 and 40-50 form a second stage of differential oscillator 14.
  • the drains of transistors 40 and 42 are also coupled to the gates of transistors 54 and 56 which include common sources with the source of transistor 24 coupled to the drain of current source transistor 58.
  • the drains of transistors 54 and 56 are coupled to the drains of transistors 60 and 62, respectively.
  • the common gates of transistors 60 and 62 are coupled together to the gate and drain of transistor 64 and to the drain of transistor 20.
  • the drains of transistors 54 and 56 are also coupled to the gates of transistors 26 and 28 and to the non-inverting and inverting inputs of differential amplifier 16, respectively.
  • Transistors 60-64 operate as a current mirror circuit with an input at the drain of diode-configured transistor 64, and first and second outputs at the drains of transistors 60 and 62 for supplying current to differential transistor pair 54-56.
  • Transistors 24 and 54-64 form a third stage of differential oscillator 14.
  • Transistors 34-38, 46-50 and 60-64 receive a positive power supply potential V DD (5.0 volts) from power supply conductor 66.
  • the gates of transistors 30, 44, and 58 receive bias potential V BIAS operating at 1.5 volts, or other convenient value, for conducting a constant current through each.
  • the sources of transistors 30, 44, and 58 are coupled to power supply conductor 68 operating at ground potential.
  • oscillator 14 proceeds as follows. With no common mode variation, potential developed at the drains of any differential transistor pair, say transistors 40 and 42, shift differentially and the common source potential remains substantially constant. If the gate potentials of transistors 40 and 42 increase common mode (both increase by the same amount) the source potential shifts up as well and reduces the gate-to-source junction potential (V GS ) of transistor 22. The current through transistor 22 decreases accordingly and reduces the gate drive of transistors 34-38. With smaller currents flowing through transistor 34 and 36, the potentials at the drains of transistors 26 and 28 decrease to compensate for the common mode increase at the gates of transistors 40-42.
  • common mode variation in the differential transistor pair 40-42 is feed back via transistors 22 and 38 to correct the differential outputs of transistor pair 26-28 and compensate for the common mode variation.
  • common mode variation in differential transistor pair 26-28 feeds back through transistor 20 and 64 to cancel common mode variations developed at the drains of transistors 54-56.
  • common mode variation in differential transistor pair 54-56 feeds back via transistors 24 and 50 to correct for variation at the drains of transistors 40-42.
  • a differential oscillator signal DIFF -- OSC is developed at the drains of transistors 54 and 56 as shown in FIG. 3 having a symmetrical waveform with a 50% duty cycle.
  • Another option is to tap the differential oscillator signal DIFF -- OSC at the drains of transistors 26-28 or transistors 40-42.
  • the zero-crossing point (V ZC ) is controlled by the V CM control signal.
  • the V CM control signal regulates the gate potential of transistors 20, 22 and 24 to control the feed back to the respective previous differential transistor stage.
  • Each differential transistor stage is regulated to compensate for the common mode variation.
  • amplifier 16 The purpose of amplifier 16 is to convert the differential waveform to a single-ended output signal V OUT .
  • amplifier 16 is typically sensitive to common mode variation in the differential signal DIFF -- OSC.
  • V CM control signal it is necessary to use the V CM control signal to adjust the zero-crossing V ZC of the differential oscillator signal DIFF -- OSC. Increasing the V CM control signal moves the V ZC level up in FIG. 3 and decreasing the V CM control signal moves the V ZC point down.
  • amplifier 16 is desensitized to common mode variation by matching the zero-crossing point of the differential oscillator signal DIFF -- OSC to the inherent common mode offset of the amplifier. This maintains a 50% duty cycle with accuracy of ⁇ 2% for the single-ended output signal V OUT as shown in FIG. 4.
  • Amplifier 12 provides such a V CM control signal by feeding back its output signal common mode to the inverting and non-inverting inputs in a self-biasing configuration. Amplifiers 12 and 16 are matched with the same response to common mode variation.
  • V CM control signal which controls differential oscillator 14 to adjust the zero-crossing of the differential oscillator signal DIFF -- OSC thereby countering the common mode variation of amplifier 16 and providing the single-ended output signal V OUT as shown in FIG. 4.
  • the time delay between the zero-crossing of the DIFF OSC signal at time t 1 in FIG. 3 and the transition of the V OUT signal at time t 2 in FIG. 4 is attributed to the delay through amplifier 16.

Landscapes

  • Amplifiers (AREA)

Abstract

An oscillator circuit uses a differential oscillator and differential amplifier to generate a symmetrical single-ended output signal. The differential oscillator generates a differential oscillator signal having an adjustable zero-crossing point in response to a control signal. The differential amplifier converts the differential oscillator signal to the symmetrical single-ended output signal having a symmetrical waveform. Controlling the zero-crossing of the differential oscillator signal compensates for common mode variation in the differential amplifier and produces a single-ended output signal having a symmetrical waveform with 50% duty cycle. A matching amplifier operating in a self biasing mode produces the control signal.

Description

BACKGROUND OF THE INVENTION
The present invention relates in general to oscillator circuits and, more particularly, to a differential oscillator having a controllable zero-crossing level of the differential output signal.
Oscillator circuits are commonly used in electronic circuit design to generate an oscillating output signal. In a ring oscillator for example, an odd number of inverters are serially coupled input-to-output with the output of the last stage coupled back to the input of the first stage. Many applications require a 50% duty cycle for the oscillating output signal. For example, an oscillator may need to generate a symmetrical clock signal if the external logic clocks off both the rising and falling edges of the clock signal. The conventional ring oscillator has problems generating a symmetrical waveform because of delay differences through the inverter stages. The duty cycle of the oscillating signal may be off by as much as ±10% which is unacceptable in many applications.
A common solution to the problem of maintaining a 50% duty cycle is to design an oscillator to run at twice the desired frequency and then divide down the oscillating signal, for example through a D-type flipflop configured as a divide-by-two counter, to generate the 50% duty cycle waveform operating at the desired frequency. One problem with this solution is the need to operate the oscillator at twice the desired frequency. Since oscillators have an inherent upper frequency limit, dependent on materials and processing, such a solution limits the useable bandwidth of the oscillator by one-half.
Therefore, a need exists for an improved oscillator circuit generating a high frequency oscillating symmetrical waveform with a 50% duty cycle.
SUMMARY OF THE INVENTION
Briefly stated, the invention comprises an oscillator circuit comprising a differential oscillator responsive to a first control signal for adjusting a zero-crossing point of a differential output signal, and a differential amplifier having inverting and non-inverting inputs coupled for receiving the differential output signal of the differential oscillator for providing a symmetrical single-ended output signal.
In another aspect, the present invention comprises a differential oscillator circuit comprising first current supply means having an output for providing a first current of predetermined magnitude. First and second transistors have gates receiving first and second input signals, and sources coupled to the output of the first current supply means. A first current mirror circuit includes first and second outputs coupled to the drains of the first and second transistors, respectively. A second current supply means has an output for providing a second current of predetermined magnitude. Third and fourth transistors have gates coupled to the drains of the first and second transistors, respectively, and sources coupled to the output of the second current supply means. A second current mirror circuit includes an input receiving a second control signal, and first and second outputs coupled to the drains of the third and fourth transistors, respectively. A fifth transistor includes a gate receiving the first control signal, a source coupled to the sources of the third and fourth transistors, and a drain coupled to the input of the first current mirror circuit.
BRIEF DESCRIPTION OF THE DRAWING
FIG. 1 is a block diagram illustrating an improved oscillator circuit;
FIG. 2 is a schematic diagram illustrating the differential oscillator of FIG. 1; and
FIGS. 3 and 4 are waveform plots useful in the explanation of the invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
An oscillator circuit 10 is shown in FIG. 1 suitable for manufacturing as an integrated circuit using conventional integrated circuit processes. Differential amplifier 12 generates a common mode control signal VCM by connecting its output to the inverting and non-inverting inputs in a self-biasing configuration. The VCM control signal is applied to differential oscillator 14 for generating a differential oscillating signal DIFF-- OSC operating at say 100 MHz with a zero-crossing determined by the VCM control signal. Differential amplifier 16 converts the differential oscillator signal DIFF OSC to a symmetrical single-ended output signal VOUT having 50% duty cycle.
Further detail of differential oscillator 14 is shown in FIG. 2 including transistors 20, 22 and 24 each having a gate coupled for receiving the VCM control signal. The source of transistor 20 is coupled together with the sources of differential transistor pair 26 and 28 to the drain of current source transistor 30. The drains of transistors 26 and 28 are coupled to the drains of transistors 34 and 36, respectively. The gates of transistors 34 and 36 are coupled together to the gate and drain of transistor 38 and to the drain of transistor 22. Transistors 34-38 operate as a current mirror circuit with an input at the drain of diode-configured transistor 38, and first and second outputs at the drains of transistors 34 and 36 for supplying current to differential transistor pair 26-28. Transistors 20 and 26-38 form a first stage of differential oscillator 14.
The drains of transistors 26 and 28 are also coupled to the gates of transistors 40 and 42, respectively. The common sources of transistors 22, 40 and 42 are coupled to the drain of current source transistor 44, while the drains of transistors 40 and 42 are coupled to the drains of transistors 46 and 48. The gates of transistors 46 and 48 are coupled together to the gate and drain of transistor 50 and to the drain of transistor 24. Transistors 46-50 operate as a current mirror circuit with an input at the drain of diode-configured transistor 50, and first and second outputs at the drains of transistors 46 and 48 for supplying current to differential transistor pair 40-42. Transistors 22 and 40-50 form a second stage of differential oscillator 14.
The drains of transistors 40 and 42 are also coupled to the gates of transistors 54 and 56 which include common sources with the source of transistor 24 coupled to the drain of current source transistor 58. The drains of transistors 54 and 56 are coupled to the drains of transistors 60 and 62, respectively. The common gates of transistors 60 and 62 are coupled together to the gate and drain of transistor 64 and to the drain of transistor 20. The drains of transistors 54 and 56 are also coupled to the gates of transistors 26 and 28 and to the non-inverting and inverting inputs of differential amplifier 16, respectively. Transistors 60-64 operate as a current mirror circuit with an input at the drain of diode-configured transistor 64, and first and second outputs at the drains of transistors 60 and 62 for supplying current to differential transistor pair 54-56. Transistors 24 and 54-64 form a third stage of differential oscillator 14.
Transistors 34-38, 46-50 and 60-64 receive a positive power supply potential VDD (5.0 volts) from power supply conductor 66. The gates of transistors 30, 44, and 58 receive bias potential VBIAS operating at 1.5 volts, or other convenient value, for conducting a constant current through each. The sources of transistors 30, 44, and 58 are coupled to power supply conductor 68 operating at ground potential.
The operation of oscillator 14 proceeds as follows. With no common mode variation, potential developed at the drains of any differential transistor pair, say transistors 40 and 42, shift differentially and the common source potential remains substantially constant. If the gate potentials of transistors 40 and 42 increase common mode (both increase by the same amount) the source potential shifts up as well and reduces the gate-to-source junction potential (VGS) of transistor 22. The current through transistor 22 decreases accordingly and reduces the gate drive of transistors 34-38. With smaller currents flowing through transistor 34 and 36, the potentials at the drains of transistors 26 and 28 decrease to compensate for the common mode increase at the gates of transistors 40-42. Thus, common mode variation in the differential transistor pair 40-42 is feed back via transistors 22 and 38 to correct the differential outputs of transistor pair 26-28 and compensate for the common mode variation. Likewise, common mode variation in differential transistor pair 26-28 feeds back through transistor 20 and 64 to cancel common mode variations developed at the drains of transistors 54-56. Furthermore, common mode variation in differential transistor pair 54-56 feeds back via transistors 24 and 50 to correct for variation at the drains of transistors 40-42.
As part of the present invention, a differential oscillator signal DIFF-- OSC is developed at the drains of transistors 54 and 56 as shown in FIG. 3 having a symmetrical waveform with a 50% duty cycle. Another option is to tap the differential oscillator signal DIFF-- OSC at the drains of transistors 26-28 or transistors 40-42. The zero-crossing point (VZC) is controlled by the VCM control signal. The VCM control signal regulates the gate potential of transistors 20, 22 and 24 to control the feed back to the respective previous differential transistor stage. Each differential transistor stage is regulated to compensate for the common mode variation.
The purpose of amplifier 16 is to convert the differential waveform to a single-ended output signal VOUT. However, amplifier 16 is typically sensitive to common mode variation in the differential signal DIFF-- OSC. Thus, it is necessary to use the VCM control signal to adjust the zero-crossing VZC of the differential oscillator signal DIFF-- OSC. Increasing the VCM control signal moves the VZC level up in FIG. 3 and decreasing the VCM control signal moves the VZC point down.
By properly controlling the VCM control signal, amplifier 16 is desensitized to common mode variation by matching the zero-crossing point of the differential oscillator signal DIFF-- OSC to the inherent common mode offset of the amplifier. This maintains a 50% duty cycle with accuracy of ±2% for the single-ended output signal VOUT as shown in FIG. 4. Amplifier 12 provides such a VCM control signal by feeding back its output signal common mode to the inverting and non-inverting inputs in a self-biasing configuration. Amplifiers 12 and 16 are matched with the same response to common mode variation. Thus, common mode variations, due for example to changes in temperature, are reflected in the VCM control signal which controls differential oscillator 14 to adjust the zero-crossing of the differential oscillator signal DIFF-- OSC thereby countering the common mode variation of amplifier 16 and providing the single-ended output signal VOUT as shown in FIG. 4. The time delay between the zero-crossing of the DIFF OSC signal at time t1 in FIG. 3 and the transition of the VOUT signal at time t2 in FIG. 4 is attributed to the delay through amplifier 16.
Hence, what has been provided is a novel differential oscillator providing a differential output signal with a controllable zero-crossing to a differential amplifier which cancels common mode variation and generates a symmetrical single-ended output waveform. While specific embodiments of the present invention have been shown and described, further modifications and improvements will occur to those skilled in the art. It is understood that the invention is not limited to the particular forms shown and it is intended for the appended claims to cover all modifications which do not depart from the spirit and scope of this invention.

Claims (15)

What is claimed is:
1. An oscillator circuit, comprising:
a differential oscillator responsive to a first control signal for adjusting a zero-crossing point of a differential output signal; and
a differential amplifier having inverting and non-inverting inputs coupled for receiving said differential output signal of said differential oscillator for providing a symmetrical single-ended output signal.
2. The differential oscillator of claim 1 wherein said differential oscillator includes:
first current supply means having an output for providing a first current of predetermined magnitude;
first and second transistors each having a gate, a drain, and a source, said gates receiving first and second input signals, said sources being coupled to said output of said first current supply means;
a first current mirror circuit having an input and first and second outputs, said first and second outputs being coupled to said drains of said first and second transistors respectively;
second current supply means having an output for providing a second current of predetermined magnitude;
third and fourth transistors each having a gate, a drain, and a source, said gates being coupled to said drains of said first and second transistors respectively, said sources being coupled to said output of said second current supply means;
a second current mirror circuit having an input and first and second outputs, said input receiving a second control signal, said first and second outputs being coupled to said drains of said third and fourth transistors respectively; and
a fifth transistor having a gate, a drain, and a source, said gate receiving said first control signal, said source being coupled to said sources of said third and fourth transistors, said drain being coupled to said input of said first current mirror circuit.
3. The differential oscillator of claim 2 wherein said differential oscillator further includes:
third current supply means having an output for providing a third current of predetermined magnitude;
sixth and seventh transistors each having a gate, a drain, and a source, said gates being coupled to said drains of said third and fourth transistors respectively, said sources being coupled to said output of said third current supply means, said drains being coupled to said gates of said first and second transistors respectively for providing said first and second input signals, said drains further providing the differential output signal of the differential oscillator;
a third current mirror circuit having an input and first and second outputs, said first and second outputs being coupled to said drains of said sixth and seventh transistors respectively;
an eighth transistor having a gate, a drain, and a source, said gate receiving said first control signal, said source being coupled to said sources of said sixth and seventh transistors, said drain being coupled to said input of said second current mirror circuit for providing said second control signal; and
a ninth transistor having a gate, a drain, and a source, said gate receiving said first control signal, said source being coupled to said sources of said first and second transistors, said drain being coupled to said input of said third current mirror circuit.
4. The differential oscillator of claim 3 wherein said first current mirror circuit includes:
a tenth transistor having a gate, a drain, and a source, said gate and drain being coupled to said drain of said fifth transistor, said source being coupled to a first power supply conductor;
an eleventh transistor having a gate, a drain, and a source, said gate being coupled to said gate of said tenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said first transistor; and
a twelfth transistor having a gate, a drain, and a source, said gate being coupled to said gate of said tenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said second transistor.
5. The differential oscillator of claim 4 wherein said second current mirror circuit includes:
a thirteenth transistor having a gate, a drain, and a source, said gate and drain being coupled to said drain of said eighth transistor, said source being coupled to said first power supply conductor;
a fourteenth transistor having a gate, a drain, and a source, said gate being coupled to said gate of said thirteenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said third transistor; and
a fifteenth transistor having a gate, a drain, and a source, said gate being coupled to said gate of said thirteenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said fourth transistor.
6. The differential oscillator of claim 5 wherein said third current mirror circuit includes:
a sixteenth transistor having a gate, a drain, and a source, said gate and drain being coupled to said drain of said ninth transistor, said source being coupled to said first power supply conductor;
a seventeenth transistor having a gate, a drain, and a source, said gate being coupled to said gate of said sixteenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said sixth transistor; and
an eighteenth transistor having a gate, a drain, and a source, said gate being coupled to said gate of said sixteenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said seventh transistor.
7. The differential oscillator of claim 6 wherein said first current supply means includes a nineteenth transistor having a gate, a drain, and a source, said gate receiving a bias potential, said drain being coupled to said sources of said first and second transistors, said source being coupled to a second power supply conductor.
8. The differential oscillator of claim 7 wherein said second current supply means includes a twentieth transistor having a gate, a drain, and a source, said gate receiving said bias potential, said drain being coupled to said sources of said third and fourth transistors, said source being coupled to said second power supply conductor.
9. The differential oscillator of claim 8 wherein said third current supply means includes a twenty-first transistor having a gate, a drain, and a source, said gate receiving said bias potential, said drain being coupled to said sources of said sixth and seventh transistors, said source being coupled to said second power supply conductor.
10. A differential oscillator circuit for providing a differential output signal having a controllable zero-crossing, comprising:
first current supply means having an output for providing a first current of predetermined magnitude;
first and second transistors each having a gate, a drain, and a source, said gates receiving first and second input signals, said sources being coupled to said output of said first current supply means;
a first current mirror circuit having an input and first and second outputs, said first and second outputs being coupled to said drains of said first and second transistors respectively;
second current supply means having an output for providing a second current of predetermined magnitude;
third and fourth transistors each having a gate, a drain, and a source, said gates being coupled to said drains of said first and second transistors respectively, said sources being coupled to said output of said second current supply means;
a second current mirror circuit having an input and first and second outputs, said input receiving a second control signal, said first and second outputs being coupled to said drains of said third and fourth transistors respectively; and
a fifth transistor having a gate, a drain, and a source, said gate receiving said first control signal, said source being coupled to said sources of said third and fourth transistors, said drain being coupled to said input of said first current mirror circuit.
11. The differential oscillator circuit of claim 10 further comprising:
third current supply means having an output for providing a third current of predetermined magnitude;
sixth and seventh transistors each having a gate, a drain, and a source, said gates being coupled to said drains of said third and fourth transistors respectively, said sources being coupled to said output of said third current supply means, said drains being coupled to said gates of said first and second transistors respectively for providing said first and second input signals, said drains further providing the differential output signal of the differential oscillator circuit;
a third current mirror circuit having an input and first and second outputs, said first and second outputs being coupled to said drains of said sixth and seventh transistors respectively;
an eighth transistor having a gate, a drain, and a source, said gate receiving said first control signal, said source being coupled to said sources of said sixth and seventh transistors, said drain being coupled to said input of said second current mirror circuit for providing said second control signal; and
a ninth transistor having a gate, a drain, and a source, said gate receiving said first control signal, said source being coupled to said sources of said first and second transistors, said drain being coupled to said input of said third current mirror circuit.
12. The differential oscillator circuit of claim 11 wherein said first current mirror circuit includes:
a tenth transistor having a gate, a drain, and a source, said gate and drain being coupled to said drain of said fifth transistor, said source being coupled to a first power supply conductor;
an eleventh transistor having a gate, a drain, and a source, said gate being coupled to said gate of said tenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said first transistor; and
a twelfth transistor having a gate, a drain, and a source, said gate being coupled to said gate of said tenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said second transistor.
13. The differential oscillator circuit of claim 12 wherein said second current mirror circuit includes:
a thirteenth transistor having a gate, a drain, and a source, said gate and drain being coupled to said drain of said eighth transistor, said source being coupled to said first power supply conductor;
a fourteenth transistor having a gate, a drain, and a source, said gate being coupled to said gate of said thirteenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said third transistor; and
a fifteenth transistor having a gate, a drain, and a source, said gate being coupled to said gate of said thirteenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said fourth transistor.
14. The differential oscillator circuit of claim 13 wherein said third current mirror circuit includes:
a sixteenth transistor having a gate, a drain, and a source, said gate and drain being coupled to said drain of said ninth transistor, said source being coupled to said first power supply conductor;
a seventeenth transistor having a gate, a drain, and a source, said gate being coupled to said gate of said sixteenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said sixth transistor; and
an eighteenth transistor having a gate, a drain, and a source, said gate being coupled to said gate of said sixteenth transistor, said source being coupled to said first power supply conductor, said drain being coupled to said drain of said seventh transistor.
15. A method of generating a symmetrical single-ended oscillator signal, comprising the steps of:
generating a differential oscillator signal;
adjusting a zero-crossing point of said differential oscillator signal with a control signal; and
converting said differential oscillator signal to the symmetrical single-ended oscillator signal.
US07/832,187 1992-02-06 1992-02-06 Differential oscillator with common mode control Expired - Lifetime US5172078A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07/832,187 US5172078A (en) 1992-02-06 1992-02-06 Differential oscillator with common mode control

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/832,187 US5172078A (en) 1992-02-06 1992-02-06 Differential oscillator with common mode control

Publications (1)

Publication Number Publication Date
US5172078A true US5172078A (en) 1992-12-15

Family

ID=25260933

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/832,187 Expired - Lifetime US5172078A (en) 1992-02-06 1992-02-06 Differential oscillator with common mode control

Country Status (1)

Country Link
US (1) US5172078A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9455712B2 (en) * 2014-08-01 2016-09-27 Qualcomm Incorporated Fast voltage domain converters with symmetric and supply insensitive propagation delay

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4152675A (en) * 1978-04-03 1979-05-01 Motorola, Inc. Crystal oscillator with adjustable duty cycle
US4876463A (en) * 1988-04-20 1989-10-24 North American Philips Corporation Duty cycle controller for horizontal synchronization signals in a television receiver
US5057702A (en) * 1988-12-28 1991-10-15 Kabushiki Kaisha Toshiba Duty radio control circuit apparatus

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4152675A (en) * 1978-04-03 1979-05-01 Motorola, Inc. Crystal oscillator with adjustable duty cycle
US4876463A (en) * 1988-04-20 1989-10-24 North American Philips Corporation Duty cycle controller for horizontal synchronization signals in a television receiver
US5057702A (en) * 1988-12-28 1991-10-15 Kabushiki Kaisha Toshiba Duty radio control circuit apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9455712B2 (en) * 2014-08-01 2016-09-27 Qualcomm Incorporated Fast voltage domain converters with symmetric and supply insensitive propagation delay

Similar Documents

Publication Publication Date Title
JP4043683B2 (en) Integrated circuit design techniques for process tolerance
KR100393287B1 (en) Voltage-controlled oscillator
US4638184A (en) CMOS bias voltage generating circuit
US5072197A (en) Ring oscillator circuit having improved frequency stability with respect to temperature, supply voltage, and semiconductor process variations
US5057702A (en) Duty radio control circuit apparatus
EP0318396B1 (en) Operational amplifier circuit having stable operating point
JPH08195656A (en) Clock signal generation circuit and clock signal generation method
US6731169B2 (en) Differential amplifier circuit
US5760657A (en) Method and apparatus employing a process dependent impedance that compensates for manufacturing variations in a voltage controlled oscillator
US6794905B2 (en) CMOS inverter
US5515012A (en) Very low noise, wide frequency range phase lock loop
US4999588A (en) Integratable amplitude-regulated oscillator circuit
US5963102A (en) Voltage controlled oscillator having a ring oscillator circuit
US5221910A (en) Single-pin amplifier in integrated circuit form
US5172078A (en) Differential oscillator with common mode control
US7218162B2 (en) Semiconductor integrated circuit having output circuit
US7847645B2 (en) Oscillation control apparatus and oscillator
US5936478A (en) Voltage-controlled oscillator including a stabilized ring oscillator
US6414556B1 (en) Voltage controlled oscillator having an oscillation frequency variation minimized in comparison with a power supply voltage variation
US11990910B2 (en) Control of bias current to a load
KR100520269B1 (en) Voltage-current converter and self-oscillator using the same
JP3221231B2 (en) Voltage controlled oscillator and PLL circuit
JPH05291914A (en) Device for optimizing actuating characteristic of mos driver stage
KR100246341B1 (en) Voltage controlled oscillator
JPH11177389A (en) Semiconductor integrated circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: MOTOROLA, INC., ILLINOIS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:MIJUSKOVIC, DEJAN;REEL/FRAME:006015/0542

Effective date: 19920122

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

AS Assignment

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143

Effective date: 20151207