US5128968A - Apparatus for cancelling carrier phase jitters - Google Patents

Apparatus for cancelling carrier phase jitters Download PDF

Info

Publication number
US5128968A
US5128968A US07385469 US38546989A US5128968A US 5128968 A US5128968 A US 5128968A US 07385469 US07385469 US 07385469 US 38546989 A US38546989 A US 38546989A US 5128968 A US5128968 A US 5128968A
Authority
US
Grant status
Grant
Patent type
Prior art keywords
phase
jitter
signal
frequency
means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US07385469
Inventor
Atsushi Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying includes continuous phase systems
    • H04L27/22Demodulator circuits; Receiver circuits
    • H04L27/233Demodulator circuits; Receiver circuits using non-coherent demodulation
    • H04L27/2332Demodulator circuits; Receiver circuits using non-coherent demodulation using a non-coherent carrier
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0024Carrier regulation at the receiver end
    • H04L2027/0026Correction of carrier offset
    • H04L2027/0032Correction of carrier offset at baseband and passband
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0053Closed loops
    • H04L2027/0057Closed loops quadrature phase
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0071Control of loops
    • H04L2027/0079Switching between loops
    • H04L2027/0081Switching between loops between loops of different bandwidths

Abstract

A jitter cancelling apparatus cancels both low and high frequency jitter in a carrier signal. The jitter cancelling apparatus has both a phase-locked-loop for cancelling lower frequency jitter and a predictive jitter canceller for cancelling higher frequency jitter. The jitter cancelling apparatus also has a control circuit which contains a jitter frequency measuring circuit for measuring jitter frequency. The control circuit determines whether the jitter cancelling circuit or the phase locked-loop is effectively operative according to whether the jitter frequency is above or below a predetermined value.

Description

BACKGROUND OF THE INVENTION

The present invention relates to a data transmission system for transmitting data over telephone lines or similar analog lines and, more particularly, to a jitter cancelling apparatus for carrier phase control associated with a receiver of such a data transmission system.

In a data transmission system, signals usually undergo various kinds of deterioration as typified by amplitude distortions, delay distortions, carrier frequency offsets and carrier phase jitters while being transmitted over lines. Among them, amplitude distortions and delay distortions are almost time-invariant or, if time-variant, the variation is slow enough to allow such distortions to be compensated for by so-called automatic equalizers. Carrier phase jitters, on the other hand, result in time-variant distortions and this kind of distortion has hitherto been absorbed by a phase locked loop (PLL).

The PLL scheme, however, cannot sufficiently suppress phase jitters (especially, high-frequency jitters) unless the frequency band of the PLL is broadened to the order of 200 hertz to 300 hertz. Such a broad loop band would deteriorate the noise characteristic of the PLL and thereby lower the resistivity to noise of the entire data transmission system.

Another implementation for the suppression of phase jitters heretofore proposed is a jitter canceller system as disclosed in U.S. Pat. No. 4,639,939. The jitter canceller system uses a predictive filter, which is tuned to phase jitters, so as to cancel phase jitters being superimposed on a carrier wave. This type of system can be implemented with a narrow-band PLL which is adapted to recover a carrier wave, thereby eliminating the deterioration of the resistivity to noise. However, a problem with the jitter canceller system is that the predictive filter has to be scaled up in inverse proportion to the lower limit of phase jitter frequency which is to be suppressed. Should the system be designed to cope with even the jitter whose frequency is as low as 20 hertz or so, the hardware scale would become excessively large and therefore impractical.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide an apparatus capable of cancelling phase jitters over a wide frequency range while reducing the hardware scale of the apparatus.

A jitter cancelling apparatus of the present invention has a phase locked loop for suppressing phase jitters whose frequency is lower than 50 hertz, a jitter canceller for suppressing phase jitters the frequency of which is higher than 50 hertz, and a control circuit for controlling the PLL and jitter canceller. The control circuit has a jitter frequency measuring circuit and, when the measured jitter frequency is lower than 50 herts, renders the jitter canceller inoperative. When the measured jitter frequency is higher than 50 hertz, the control circuit sets up a PLL frequency band of 1 hertz so as to allow the jitters to be mainly cancelled by the jitter canceller.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects, features and advantages of the present invention will become more apparent from the following detailed description taken with the accompanying drawings in which:

FIG. 1 is a block diagram showing an embodiment of the present invention; and

FIG. 2 to 4 is a block diagrams showing the phase detector in detail.

FIG. 3 is a block diagram showing the loop filter in detail.

FIG. 4 is a block diagram showing the zero-cross counter in detail.

In the drawings, thick lines represent complex signals and thin lines, real signals or control signals.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 1 of the drawings, a jitter cancelling apparatus embodying the present invention is shown in a schematic block diagram. As shown, the apparatus has an input terminal 116 to which a complex baseband signal is applied, and a first phase rotator 101 which rotates the baseband signal by a first phase to produce a first phase-rotated signal. A second phase rotator 102 rotates the first phase-rotated signal by a second phase to output a second phase-rotated signal. A discriminator 103 discriminates the second phase-rotated signal to produce a discriminated signal. A phase detector 104 detects the phase of the first phase-rotated signal on the basis of the output of the discriminator 103, i.e., the discriminated received signal and the first phase-rotated signal which is fed thereto from the phase rotator 101. The first phase-rotated signal outputted by the phase detector 104 is multiplied by a constant K1 or K2 (K1 >K2) using a multiplier 105, and the resulting signal is smoothed by a loop filter 106. The smoothed output of the loop filter 106 is integrated by an integrator 107. In response to the integrated phase, a trigonometric function generator 108 (simply labeled as "ejθ 1") generates a first phase θ1. This first phase is applied to the phase rotator 101, as stated earlier, so that the received signal is rotated on the basis of the first phase. The elements 101 and 103 to 108 stated above form a common PLL in combination. The constants K1 and K2 are selected one at a time by a selector 114 and used to set up a loop gain of such a PLL. In the illustrative embodiment, the loop gains K1 and K2 are selected to provide a loop frequency band of about 50 hertz and a loop frequency band of about 1 hertz, respectively.

The detected phase from the phase detector 104 is also routed to a predictive filter 109 via a switch 115. In response, the predictive filter 109 predicts a phase jitter. A trigonometric function generator 110 (simply labeled as "ejθ 2") generates a second phase θ2 in response to the predicted phase jitter and delivers it to the phase rotator 102. The phase rotator 102, therefore, rotates the first phase-rotated signal as previously stated, in response to the second phase. A phase detector 111 detects the phase of the second phase-rotated signal on the basis of the second phase-rotated signal and the discriminated signal, the detected phase being fed to the predictive filter 109 in the form of a control signal for coefficient adjustment. The coefficient adjustment of the prediction filter 109 per se is shown and described in the previously mentioned U.S. Pat. No. 4,639,939 in detail, and redundant description will be omitted for simplicity.

In the illustrative embodiment, the predictive filter 109 has a number of taps N which is selected such that the minimum prediction frequency is about 50 hertz.

A zero-cross counter 112 counts the number of times that the phase signal from the phase detector 104 crosses the zero level within a predetermined period of time. Hence, the output of the zero-cross counter 112 is proportional to the frequency of the detected phase signal, i.e., the frequency of a phase jitter. A comparator 113 determines whether the output of the zero-cross counter 112 is greater or smaller than a threshold value TH which is representative of the frequency of 50 hertz.

When the frequency of a phase jitter is higher than 50 hertz as determined by the comparator 113, the selector 114 selects K2 as a loop coefficient and, at the same time, closes the switch 115. In this condition, a loop frequency band of about 1 hertz is set up and the predictive filter 109 is activated, whereby the phase jitter is mainly suppressed by the phase rotator 102. Conversely, when the frequency of a phase jitter is lower than 50 hertz, the selector 114 selects K1 as a loop coefficient and opens the switch 115. Then, a loop band of about 50 hertz is set up and the predictive filter 109 is deactivated, so that the phase jitter is suppressed by the phase rotator 101.

Referring to FIG. 2, a specific construction of the phase detector 104 or 111 is shown. As shown, the phase detector 104 (111) has a terminal 201 for receiving the first (second) phase-rotated signal from the phase rotator 101 (102), a terminal 202 for receiving the discriminated signal from the discriminator 103, a complex conjugate unit 203 for producing a complex conjugate signal of the discriminated received signal, a multiplier 204 for producing a product of the first phase-rotated signal and the complex conjugate signal and an imaginary part selector 205 for separating an imaginary part of the product.

Assuming that a signal appearing on the terminal 201 is

x=γe.sup.jθ                                    Eq. (1)

and that a signal appearing on the terminal 202 is

x=γe.sup.jθ                                    Eq. (2)

then the complex conjugate unit 203 modifies the Eq. (2) as

x*=γe.sup.-jθ                                  Eq. (3)

After the multiplier 204 has multiplied the signals represented by the Eqs. (1) and (3), the imaginary part selector 205 separates only an imaginary part y of the product. The imaginary part y is expressed as: ##EQU1## assuming that C=γγand θ-θ<<1.

FIG. 3 indicates a specific construction of the loop filter 106. In the figure, the loop filter 106 is implemented as an ordinary full integration type loop filter and has coefficient units 301 and 302, an integrator 304, and an adder 303. The transfer function of the loop filter 106 is expressed as ##EQU2##

FIG. 4 is a schematic block diagram showing a specific construction of the zero-cross counter 112. In the figure, the zero-cross counter 112 observes the signs of successive sampled values so as to count the transitions of sign. Specifically, the zero-cross counter 112 is made up of a sign bit detector 401 for detecting the sign of a signal, a flip-flop 402 to be set and reset on the basis of the detected sign, and a counter 403 for counting outputs of the flip-flop 402.

Various modifications will become possible for those skilled in the art after receiving the teachings of the present disclosure without departing from the scope thereof.

Claims (10)

What is claimed is:
1. A jitter cancelling apparatus comprising:
a carrier phase locked loop comprising:
first phase rotating means for producing a first phase-rotated signal by applying a first phase rotation to a received signal by a first phase control signal;
first phase detecting means for detecting a phase of the first phase-rotated signal to thereby produce a first detected phase signal; and
control means having a time constant for feeding to said first phase rotating means a signal which reduces the first detected phase signal, in the form of the first phase control signal;
a predictive jitter canceller comprising:
second phase rotating means for producing a second phase-rotated signal by applying a second phase rotation to the first phase-rotated signal by a second control signal;
second phase detecting means for detecting a phase of the second phase-rotated signal to thereby produce a second detected phase signal; and
predicting means responsive to the first and second detected phase signals for feeding a predicted signal to said second phase rotating means in the form of the second control signal;
phase jitter measuring means responsive to the first detected phase signal for producing a phase jitter frequency signal by measuring a frequency of a phase jitter of the received signal;
comparing means for producing a first comparison result signal when said phase jitter frequency signal is greater than a predetermined value and producing a second comparison result signal when said phase jitter frequency signal is smaller than said predetermined value; and
predicting means control means for activating said predicting means in response to the first comparison result signal and deactivating said predicting means in response to the second comparison result signal.
2. A jitter cancelling apparatus comprising:
carrier phase locked loop means for suppressing a first phase jitter included in a received signal to thereby produce a first jitter-suppressed signal;
predictive jitter canceller means for predicting a phase jitter for the basis of the first jitter-suppressed signal and, removing a second phase jitter from said first jitter-suppressed signal;
phase detecting means for producing a detected phase signal by detecting a phase of the first jitter-suppressed signal;
phase jitter measuring means for producing a phase jitter frequency signal by measuring a frequency of said phase jitter in response to the detected phase signal; and
control means for rendering said predictive jitter canceller inoperative in response to said phase jitter frequency signal.
3. A jitter cancelling apparatus comprising:
jitter frequency measuring means for measuring jitter frequency and outputting a jitter frequency signal;
phase-locked-loop means responsive to said jitter frequency signal for phase-locking a carrier signal whenever said jitter frequency is less than a predetermined value; and
predictive jitter cancelling means responsive to said jitter frequency signal for predictively cancelling said jitter whenever said jitter frequency is greater than said predetermined value.
4. A jitter cancelling apparatus as claimed in 3 wherein said predictive jitter cancelling means is operative whenever said jitter frequency is greater than said predetermined value.
5. A jitter cancelling apparatus as claimed in 3 wherein said phase-locked-loop means has a variable phase-locking bandwidth responsive to said jitter frequency signal,
whenever said jitter frequency is less than said predetermined value, said variable phase-locking bandwidth has a first phase-locking bandwidth, and
whenever said variable phase-locking bandwidth is greater than said predetermined value said variable phase-locking bandwidth has a second phase-locking bandwidth.
6. A jitter cancelling apparatus as claimed in 5 wherein said first phase-locking bandwidth is greater than said second phase-locking bandwidth.
7. A jitter cancelling apparatus as claimed in 5 wherein said first phase-locking bandwidth is larger than said second phase-locking bandwidth.
8. A jitter cancelling apparatus as claimed in 5 wherein said first phase-locking bandwidth is no greater than 1 Hz.
9. A jitter cancelling apparatus as claimed in 3 wherein said predictive jitter cancelling means is operative whenever, said jitter frequency is greater than said predetermined value, and
said predictive jitter cancelling means is inoperative whenever said jitter frequency is less than said predetermined value.
10. A method of cancelling jitter in a signal comprising the steps of:
measuring the frequency of said jitter yielding a jitter frequency;
phase-locking said signal in a phase-locked-loop, whenever said jitter frequency is less than a predetermined value;
cancelling said jitter whenever said jitter frequency is greater than said predetermined value.
US07385469 1988-07-27 1989-07-27 Apparatus for cancelling carrier phase jitters Expired - Fee Related US5128968A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP63-185415 1988-07-27
JP18541588A JP2658221B2 (en) 1988-07-27 1988-07-27 Phase control method

Publications (1)

Publication Number Publication Date
US5128968A true US5128968A (en) 1992-07-07

Family

ID=16170388

Family Applications (1)

Application Number Title Priority Date Filing Date
US07385469 Expired - Fee Related US5128968A (en) 1988-07-27 1989-07-27 Apparatus for cancelling carrier phase jitters

Country Status (3)

Country Link
US (1) US5128968A (en)
JP (1) JP2658221B2 (en)
CA (1) CA1318360C (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993019518A1 (en) * 1992-03-26 1993-09-30 Motorola, Inc. Phase compensation method and apparatus
EP0591748A1 (en) * 1992-10-09 1994-04-13 ALCATEL ITALIA S.p.A. Method and circuit for estimating the carrier frequency of PSK signals
US5402443A (en) * 1992-12-15 1995-03-28 National Semiconductor Corp. Device and method for measuring the jitter of a recovered clock signal
US5422917A (en) * 1993-01-04 1995-06-06 Novatel Communications Ltd. Frequency offset estimation using the phase rotation of channel estimates
GB2296412A (en) * 1994-12-20 1996-06-26 Fujitsu Ltd Phase jitter extraction and cancellation circuits
US5579351A (en) * 1994-10-19 1996-11-26 Lg Information & Communications, Ltd. Jitter suppression circuit
EP0762700A2 (en) * 1995-08-22 1997-03-12 Matsushita Electric Industrial Co., Ltd. Method and device for correcting a phase error of a carrier signal
US5809096A (en) * 1995-06-08 1998-09-15 U.S. Philips Corporation Digital transmission system comprising decision means for changing the synchronization mode
US5828255A (en) * 1996-11-15 1998-10-27 International Business Machines Corporation Phase locked loop having adaptive jitter reduction
US5943380A (en) * 1996-03-29 1999-08-24 Alcatel Telspace Robust phase estimator and recoverer for digital signals affected in particular by phase jitter
FR2792794A1 (en) * 1999-04-23 2000-10-27 Telediffusion Fse Analogue frequency modulation carrier phase recovery broadcast reception has difference between sample pair compared to difference of amplitude value to detect discontinuity, and if detected, current sample is aligned with adjacent sample
WO2003049391A1 (en) * 2001-12-05 2003-06-12 Nokia Corporation Frequency offset correction based on the presence or absence of a received signal
US6658065B1 (en) * 2000-02-29 2003-12-02 Skyworks Solutions, Inc. System of and method for reducing or eliminating the unwanted sideband in the output of a transmitter comprising a quadrature modulator followed by a translational loop
US9160382B2 (en) 2013-10-08 2015-10-13 Blackberry Limited Phase noise mitigation for wireless communications

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4320526A (en) * 1980-03-03 1982-03-16 Bell Telephone Laboratories, Incorporated Adaptive phase-jitter tracker
US4412299A (en) * 1981-02-02 1983-10-25 Teltone Corporation Phase jitter detector
US4447910A (en) * 1981-06-02 1984-05-08 Harris Corporation Phase tracking correction scheme for high frequency modem
US4495468A (en) * 1981-01-02 1985-01-22 Tau-Tron, Inc. Controlled phase off-set digital test system
US4514855A (en) * 1982-09-03 1985-04-30 Ese Limited Means and method for reduction of phase jitter
US4631738A (en) * 1984-12-06 1986-12-23 Paradyne Corporation Gain tracker for digital modem
US4683578A (en) * 1985-07-05 1987-07-28 Paradyne Corporation Automatic gain control using the extreme points of a constellation
US4689804A (en) * 1985-08-14 1987-08-25 Racal Data Communications Inc. Method and apparatus for reduction of sinusoidal phase jitter in a high speed data modem
US4792964A (en) * 1987-01-28 1988-12-20 Nec Corporation Adaptive jitter canceller having sinusoidal accentuator and jitter prediction filter
US4856031A (en) * 1988-04-28 1989-08-08 General Datacomm, Inc. Adaptive multiharmonic phase jitter compensation

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4320526A (en) * 1980-03-03 1982-03-16 Bell Telephone Laboratories, Incorporated Adaptive phase-jitter tracker
US4495468A (en) * 1981-01-02 1985-01-22 Tau-Tron, Inc. Controlled phase off-set digital test system
US4412299A (en) * 1981-02-02 1983-10-25 Teltone Corporation Phase jitter detector
US4447910A (en) * 1981-06-02 1984-05-08 Harris Corporation Phase tracking correction scheme for high frequency modem
US4514855A (en) * 1982-09-03 1985-04-30 Ese Limited Means and method for reduction of phase jitter
US4631738A (en) * 1984-12-06 1986-12-23 Paradyne Corporation Gain tracker for digital modem
US4683578A (en) * 1985-07-05 1987-07-28 Paradyne Corporation Automatic gain control using the extreme points of a constellation
US4689804A (en) * 1985-08-14 1987-08-25 Racal Data Communications Inc. Method and apparatus for reduction of sinusoidal phase jitter in a high speed data modem
US4792964A (en) * 1987-01-28 1988-12-20 Nec Corporation Adaptive jitter canceller having sinusoidal accentuator and jitter prediction filter
US4856031A (en) * 1988-04-28 1989-08-08 General Datacomm, Inc. Adaptive multiharmonic phase jitter compensation

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993019518A1 (en) * 1992-03-26 1993-09-30 Motorola, Inc. Phase compensation method and apparatus
US5299232A (en) * 1992-03-26 1994-03-29 Motorola, Inc. Phase compensation method and apparatus
GB2273227A (en) * 1992-03-26 1994-06-08 Motorola Inc Phase compensation method and apparatus
GB2273227B (en) * 1992-03-26 1996-07-24 Motorola Inc Phase compensation method and apparatus
EP0591748A1 (en) * 1992-10-09 1994-04-13 ALCATEL ITALIA S.p.A. Method and circuit for estimating the carrier frequency of PSK signals
US5541966A (en) * 1992-10-09 1996-07-30 Alcatel Italia S.P.A. System and circuit for estimating the carrier frequency of a PSK numeric signal
US5402443A (en) * 1992-12-15 1995-03-28 National Semiconductor Corp. Device and method for measuring the jitter of a recovered clock signal
US5422917A (en) * 1993-01-04 1995-06-06 Novatel Communications Ltd. Frequency offset estimation using the phase rotation of channel estimates
US5579351A (en) * 1994-10-19 1996-11-26 Lg Information & Communications, Ltd. Jitter suppression circuit
GB2296412A (en) * 1994-12-20 1996-06-26 Fujitsu Ltd Phase jitter extraction and cancellation circuits
GB2296412B (en) * 1994-12-20 1999-11-03 Fujitsu Ltd Phase jitter extraction circuit and phase jitter cancellation circuit
US5719907A (en) * 1994-12-20 1998-02-17 Fujitsu Limited Phase jitter extraction circuit and phase jitter cancellation circuit
US5809096A (en) * 1995-06-08 1998-09-15 U.S. Philips Corporation Digital transmission system comprising decision means for changing the synchronization mode
EP0762700A2 (en) * 1995-08-22 1997-03-12 Matsushita Electric Industrial Co., Ltd. Method and device for correcting a phase error of a carrier signal
EP0762700A3 (en) * 1995-08-22 2000-09-20 Matsushita Electric Industrial Co., Ltd. Method and device for correcting a phase error of a carrier signal
US5943380A (en) * 1996-03-29 1999-08-24 Alcatel Telspace Robust phase estimator and recoverer for digital signals affected in particular by phase jitter
US5828255A (en) * 1996-11-15 1998-10-27 International Business Machines Corporation Phase locked loop having adaptive jitter reduction
FR2792794A1 (en) * 1999-04-23 2000-10-27 Telediffusion Fse Analogue frequency modulation carrier phase recovery broadcast reception has difference between sample pair compared to difference of amplitude value to detect discontinuity, and if detected, current sample is aligned with adjacent sample
WO2000065796A1 (en) * 1999-04-23 2000-11-02 Telediffusion De France Method and system for linear phase unwrapping
US6658065B1 (en) * 2000-02-29 2003-12-02 Skyworks Solutions, Inc. System of and method for reducing or eliminating the unwanted sideband in the output of a transmitter comprising a quadrature modulator followed by a translational loop
WO2003049391A1 (en) * 2001-12-05 2003-06-12 Nokia Corporation Frequency offset correction based on the presence or absence of a received signal
US20050079845A1 (en) * 2001-12-05 2005-04-14 Christian Ansorge Frequency offset correction based on the presence or absence of a received signal
US7711338B2 (en) 2001-12-05 2010-05-04 Nokia Corporation Frequency offset correction based on the presence or absence of a received signal
US9160382B2 (en) 2013-10-08 2015-10-13 Blackberry Limited Phase noise mitigation for wireless communications

Also Published As

Publication number Publication date Type
JP2658221B2 (en) 1997-09-30 grant
CA1318360C (en) 1993-05-25 grant
JPH0236640A (en) 1990-02-06 application

Similar Documents

Publication Publication Date Title
US6314145B1 (en) Tracking carrier timing
US6859641B2 (en) Adaptive canceller for frequency reuse systems
US5020078A (en) Baudrate timing recovery technique
US5121211A (en) System for echo cancellation comprising an improved ghost cancellation reference signal
US6363124B1 (en) Phase-noise compensated digital communication receiver and method therefor
US4475211A (en) Digitally controlled transversal equalizer
US5903605A (en) Jitter detection method and apparatus
US5233632A (en) Communication system receiver apparatus and method for fast carrier acquisition
US5566214A (en) Automatic noise normalization and reacquisition control for a QPSK demodulator symbol tracking loop
US4074086A (en) Joint adaptive echo canceller and equalizer for two-wire full-duplex data transmission
US5454015A (en) Adaptive timing recovery with gain adjustment
US4995030A (en) Far end echo cancellation method and apparatus
US5150380A (en) Receiver capable of removing both intersymbol interference and frequency offset
US5901343A (en) Adaptive cross polarization Interference canceler for use at intermediate frequencies
US4715064A (en) Adaptive hybrid circuit
US5812594A (en) Method and apparatus for implementing carrierless amplitude/phase encoding in a network
US4518922A (en) Decision-directed, automatic frequency control technique for non-coherently demodulated M-ARY frequency shift keying
US5228060A (en) Control unit for controlling modem used in receiver
US6683913B1 (en) Narrowband noise canceller
US5394110A (en) Demodulation system having adaptive matched filter and decision feedback equalizer
US6295325B1 (en) Fixed clock based arbitrary symbol rate timing recovery loop
US5315618A (en) Apparatus and method of canceling periodic carrier phase jitter
US5872815A (en) Apparatus for generating timing signals for a digital television signal receiver
US5999574A (en) Digital filter system, carrier reproduction circuit using the digital filter system, and demodulation circuit using the carrier reproduction circuit
US4530103A (en) Method and apparatus for baseband tracking of a PN code sequence in a spread spectrum receiver

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, 33-1, SHIBA 5-CHOME, MINATO-KU, T

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:YOSHIDA, ATSUSHI;REEL/FRAME:005105/0374

Effective date: 19890725

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Expired due to failure to pay maintenance fee

Effective date: 20000707