US4680634A - System for processing picture information - Google Patents

System for processing picture information Download PDF

Info

Publication number
US4680634A
US4680634A US06/662,560 US66256084A US4680634A US 4680634 A US4680634 A US 4680634A US 66256084 A US66256084 A US 66256084A US 4680634 A US4680634 A US 4680634A
Authority
US
United States
Prior art keywords
signal
external video
picture information
processing unit
central processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US06/662,560
Inventor
Keiichiro Nanba
Satoru Tokui
Tatsuro Onuma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pioneer Corp
Original Assignee
Pioneer Electronic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pioneer Electronic Corp filed Critical Pioneer Electronic Corp
Assigned to PIONEER ELECTRONIC CORPORATION, 4-1, MEGURO 1-CHOME, MEGURO-KU, TOKYO, JAPAN reassignment PIONEER ELECTRONIC CORPORATION, 4-1, MEGURO 1-CHOME, MEGURO-KU, TOKYO, JAPAN ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: NANBA, KEIICHIRO, ONUMA, TATSURO, TOKUI, SATORU
Application granted granted Critical
Publication of US4680634A publication Critical patent/US4680634A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/222—Studio circuitry; Studio devices; Studio equipment
    • H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects

Definitions

  • the present invention relates to a system for processing picture information, and more particularly to a system which controls the operation of combining or switching-over picture information obtained by the operating process of a central processing unit (referred to as CPU hereinafter) and external picture information such as a television picture signal supplied from an external appliance.
  • CPU central processing unit
  • systems of this sort are made by the hardware oriented technique, that is, to use a switching-over circuit for combining or switching-over the picture information. Therefore, when the system utilzes the CPU, such an operation of combining or switching-over the picture information is performed independently of a software for operating the CPU, and the capability of the CPU is not sufficiently utilized.
  • An object of the present invention is therefore to provide a system for processing picture information which is capable of processing the picture information by the software of the CPU so as to effectively use the capability of the CPU.
  • the system for processing the picture information is adapted to treat a first picture information processed by a CPU and a second picture information provided from outside. Means is provided for detecting the presence or absence of the second picture information and informing the CPU of same.
  • the system is constructed so that the CPU derives at least the second picture information when it is present and derives the first picture information when the second picture information is not present, in response to the above informing process.
  • FIG. 1 is a block diagram of an embodiment of the system for processing the picture information according to the present invention.
  • FIG. 2 is a flowchart showing the operation of the system for processing the picture information is illustrated in FIG. 1.
  • the system includes a CPU 1, a register 2, a video combining and switching-over controller 3, a CRT (cathode ray tube) controller 4, a data bus 5 and an address bus for the connection between the above elements.
  • the external video signal is applied to an external video information detection circuit 7, a synchronization detection circuit 8, a video imformation combining and switching-over circuit 9 respectively.
  • An output signal of the video information detection circuit 7 is supplied to the register 2 and to an interrupt terminal of the CPU 1.
  • the synchronization signal from the synchronization detection circuit 8 is then applied to the CRT controller 4.
  • the video information though the CRT controller 4 and the external video information are combined or alternatively selected in the combining and switching-over circuit 9.
  • the manner of deriving both of the informations is controlled in accordance with a control signal from the controller 3.
  • the operation of the system constructed as above is performed in the following manner.
  • the system is operated so that the video information processed in the CPU 1 is derived as the video information output signal.
  • the external video information arrives, it is detected by the video information detection circuit 7, and a detection signal indicative of the presence of the external video information is latched in the register 2.
  • the video information from the CRT controller 4 is synchronized to the external video information by means of the synchronizing signal applied from the synchronization detection circuit 8.
  • the CPU 1 reads out the contents of the register 2 which indicate the presence of the external video information. Therefore, the CPU commands the controller 3 to start the control of the combination of both informations or the selection of the external video information. Thus, the combined signal of both informations or the selected signal of the external video information will be derived.
  • the video detection signal is applied to an interrupt terminal of the CPU 1 such as shown in FIG. 1.
  • the system can be constructed such that the CPU is interrupted by the timing of the extinction of the external video information, when the external video information disappears.
  • the CPU produces the command of internal synchronization mode to the controller 3 and also the command of the cancellation of the combination of both informations or the cancellation of the selection of the external information.
  • FIG. 2 is the flowchart showing the above interruption operation. As shown, even with the external video information applied during the normal processing operation of the CPU 1, it is not necessary for the CPU 1 to monitor the presence or the absence of the video information, by providing the software for the processing of the external video information in an interruption processing routine.
  • the CPU can be always informed of the presence or absence of the external video informtion according to the content of the register. Therefore, the calculated video information and the external video information are appropriately combined or switched-over in accordance with the presence or the absence of the external video information. Further, lowering of the CPU's capacity of operation can be prevented by preparing the software for the above combination or switching-over operation as a routine for treating an interruption.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Studio Circuits (AREA)
  • Image Processing (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

A system for processing picture information adapted for combining or switching picture informations, one of which is obtained by a process of a Central Processing Unit and another of which is supplied from an external appliance. The system includes a device for detecting the presence of second picture information and informing the Central Processing Unit of same. The Central Processing Unit is controlled to perform the selection between two types of picture information in accordance with the operation of the detecting and informing device. The combination or selection between two types of picture information is thus performed by a software for operating the Central Processing Unit.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a system for processing picture information, and more particularly to a system which controls the operation of combining or switching-over picture information obtained by the operating process of a central processing unit (referred to as CPU hereinafter) and external picture information such as a television picture signal supplied from an external appliance.
2. Description of Background Information
Generally, systems of this sort are made by the hardware oriented technique, that is, to use a switching-over circuit for combining or switching-over the picture information. Therefore, when the system utilzes the CPU, such an operation of combining or switching-over the picture information is performed independently of a software for operating the CPU, and the capability of the CPU is not sufficiently utilized.
SUMMARY OF THE INVENTION
An object of the present invention is therefore to provide a system for processing picture information which is capable of processing the picture information by the software of the CPU so as to effectively use the capability of the CPU.
According to the present invention, the system for processing the picture information is adapted to treat a first picture information processed by a CPU and a second picture information provided from outside. Means is provided for detecting the presence or absence of the second picture information and informing the CPU of same. The system is constructed so that the CPU derives at least the second picture information when it is present and derives the first picture information when the second picture information is not present, in response to the above informing process.
Further scope and applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating a preferred embodiment of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram of an embodiment of the system for processing the picture information according to the present invention; and
FIG. 2 is a flowchart showing the operation of the system for processing the picture information is illustrated in FIG. 1.
DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT
The preferred embodiment of the invention will be described hereinafter with reference to the accompanying drawings.
As shown in the block diagram of FIG. 1, the system includes a CPU 1, a register 2, a video combining and switching-over controller 3, a CRT (cathode ray tube) controller 4, a data bus 5 and an address bus for the connection between the above elements. The external video signal is applied to an external video information detection circuit 7, a synchronization detection circuit 8, a video imformation combining and switching-over circuit 9 respectively. An output signal of the video information detection circuit 7 is supplied to the register 2 and to an interrupt terminal of the CPU 1. The synchronization signal from the synchronization detection circuit 8 is then applied to the CRT controller 4. A video information processed in CPU 1 and supplied to the CRT controller 4. The video information though the CRT controller 4 and the external video information are combined or alternatively selected in the combining and switching-over circuit 9. The manner of deriving both of the informations is controlled in accordance with a control signal from the controller 3.
The operation of the system constructed as above is performed in the following manner. When the external video information is not present, the system is operated so that the video information processed in the CPU 1 is derived as the video information output signal. On the other hand, if the external video information arrives, it is detected by the video information detection circuit 7, and a detection signal indicative of the presence of the external video information is latched in the register 2. At the same time, the video information from the CRT controller 4 is synchronized to the external video information by means of the synchronizing signal applied from the synchronization detection circuit 8.
The CPU 1 reads out the contents of the register 2 which indicate the presence of the external video information. Therefore, the CPU commands the controller 3 to start the control of the combination of both informations or the selection of the external video information. Thus, the combined signal of both informations or the selected signal of the external video information will be derived.
In the case of the other method, the video detection signal is applied to an interrupt terminal of the CPU 1 such as shown in FIG. 1. With this construction, when the external video information is supplied, the operation of the CPU is interrupted and in turn the above mentioned combination or selection operation will be performed. Also, the system can be constructed such that the CPU is interrupted by the timing of the extinction of the external video information, when the external video information disappears. With the thus constructed system, the CPU produces the command of internal synchronization mode to the controller 3 and also the command of the cancellation of the combination of both informations or the cancellation of the selection of the external information.
FIG. 2 is the flowchart showing the above interruption operation. As shown, even with the external video information applied during the normal processing operation of the CPU 1, it is not necessary for the CPU 1 to monitor the presence or the absence of the video information, by providing the software for the processing of the external video information in an interruption processing routine.
Thus, according to the present invention, the CPU can be always informed of the presence or absence of the external video informtion according to the content of the register. Therefore, the calculated video information and the external video information are appropriately combined or switched-over in accordance with the presence or the absence of the external video information. Further, lowering of the CPU's capacity of operation can be prevented by preparing the software for the above combination or switching-over operation as a routine for treating an interruption.
Preferred embodiments of the present invention have been described so far. It should be understood, however, that the foregoing description has been for illustrative purpose only, and it is not intended to limit the scope of the invention. Rather, there are numerous equivalents to the preferred embodiments, and such are intended to be covered by the appended claims. As an example, though the system is so constructed that the mode of external synchronization is selected when the synchronization signal of the external video information is applied to the controller 4, it is possible to design the system such that one of the mode of internal synchronization and the mode of external synchronization is selected by the control operation of the CPU 1. In that case, the desired synchronization mode is established in accordance with the contents of the register 2.

Claims (3)

What is claimed is:
1. A system for processing a picture information signal generated by a picture information signal generation operation and an external video signal supplied from an external video source, comprising:
a central processing unit for executing programs including a program for generating said picture information signal;
input means for receiving said external video signal;
external video signal detection means connected to said input means, for generating a detection signal when said external video signal is present at said input means;
register means connected to said central processing unit and said external video signal detection means for temporarily storing said detection signal from said external video signal detection means;
control means connected to said central processing unit and responsive to said detection signal for generating a control signal; and
output means receiving said picture information signal and said external video signal and responsive to said control signal, for supplying at least said external video signal to an output thereof and in response to the absence of said control signal for selectively supplying said picture information signal to said output whereby said central processing unit selectively controls said output means
wherein said central processing unit comprises:
an interrupt terminal for receiving said detection signal;
said central processing unit operable for reading a content of said register means for operating said control means to supply said control signal to said output means so that said picture information signal and said external video signal are combined at said output means when said detection signal is present in said register means, and operating said control means to stop said control signal so that said picture information signal is output from said output means when said detection signal is not present in said register means.
2. A system as set forth in cliam 1, further comprising:
synchronizing signal detection means connected to said input means for detecting a synchronizing signal of said external video signal; and
synchronization control means responsive to said synchronizing signal and inserted between said central processing unit and said output means, for controlling a synchronization of said picture information signal by means of said synchronizing signal.
3. A system as set forth in claim 1, wherein said output means includes means responsive to said control signal for combining said picture information signal and said external video signal.
US06/662,560 1983-10-21 1984-10-19 System for processing picture information Expired - Fee Related US4680634A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP58-197455 1983-10-21
JP58197455A JPS6089278A (en) 1983-10-21 1983-10-21 Picture information processing system

Publications (1)

Publication Number Publication Date
US4680634A true US4680634A (en) 1987-07-14

Family

ID=16374792

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/662,560 Expired - Fee Related US4680634A (en) 1983-10-21 1984-10-19 System for processing picture information

Country Status (3)

Country Link
US (1) US4680634A (en)
JP (1) JPS6089278A (en)
GB (1) GB2149266B (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4821122A (en) * 1987-01-21 1989-04-11 Rca Licensing Corporation TV receiver with automatic RF/baseband signal
US4994912A (en) * 1989-02-23 1991-02-19 International Business Machines Corporation Audio video interactive display
WO1991016788A1 (en) * 1990-04-25 1991-10-31 Mindseye Educational Systems, Inc. Method and apparatus for inserting a visible image over video programmed material
US5258750A (en) * 1989-09-21 1993-11-02 New Media Graphics Corporation Color synchronizer and windowing system for use in a video/graphics system
US5264935A (en) * 1991-06-18 1993-11-23 Sony Corporation System for wireless transmission and reception of a video signal and corresponding audio signal
US5335323A (en) * 1987-01-05 1994-08-02 Motorola, Inc. Computer human interface with multiapplication display
US5594467A (en) * 1989-12-06 1997-01-14 Video Logic Ltd. Computer based display system allowing mixing and windowing of graphics and video
US5808691A (en) * 1995-12-12 1998-09-15 Cirrus Logic, Inc. Digital carrier synthesis synchronized to a reference signal that is asynchronous with respect to a digital sampling clock
US7747702B2 (en) 1998-09-22 2010-06-29 Avocent Huntsville Corporation System and method for accessing and operating personal computers remotely
USRE44814E1 (en) 1992-10-23 2014-03-18 Avocent Huntsville Corporation System and method for remote monitoring and operation of personal computers

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5293540A (en) * 1991-07-29 1994-03-08 Nview Corporation Method and apparatus for merging independently generated internal video with external video

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4148070A (en) * 1976-01-30 1979-04-03 Micro Consultants Limited Video processing system
JPS5552678A (en) * 1978-10-12 1980-04-17 Sharp Corp Multi-purpose television picture receiver
JPS58178677A (en) * 1982-04-12 1983-10-19 Nippon Telegr & Teleph Corp <Ntt> Television set
JPS58188976A (en) * 1982-04-02 1983-11-04 Akai Electric Co Ltd Video signal transmitting circuit
US4425581A (en) * 1981-04-17 1984-01-10 Corporation For Public Broadcasting System for overlaying a computer generated video signal on an NTSC video signal
US4515764A (en) * 1983-12-20 1985-05-07 Shell Oil Company Removal of H2 S from gaseous streams
US4521810A (en) * 1983-05-03 1985-06-04 Rca Corporation Video source selector

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1161732A (en) * 1965-09-03 1969-08-20 Electrical & Musical Ind Ltd Improvements relating to television apparatus
JPS5816298Y2 (en) * 1975-01-18 1983-04-02 シャープ株式会社 Video Disk Tsuki Television Jiyonji Yuzuki
JPS5558868A (en) * 1978-10-21 1980-05-01 Takeshi Harada Video reproducing unit
JPS575473A (en) * 1980-06-12 1982-01-12 Matsushita Electric Ind Co Ltd Signal switching and display device
JPS587986A (en) * 1981-07-08 1983-01-17 Fujitsu General Ltd VTR switching circuit
JPS5885689A (en) * 1981-11-18 1983-05-23 Nippon Gakki Seizo Kk Picture displaying system
US4412244A (en) * 1981-11-20 1983-10-25 Rca Corporation Switching circuit for television receiver on-screen display
JPS58157255A (en) * 1982-03-13 1983-09-19 Dainippon Screen Mfg Co Ltd Scanning and recording method of picture
JPS6085687A (en) * 1983-10-17 1985-05-15 Sharp Corp superimpose device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4148070A (en) * 1976-01-30 1979-04-03 Micro Consultants Limited Video processing system
JPS5552678A (en) * 1978-10-12 1980-04-17 Sharp Corp Multi-purpose television picture receiver
US4425581A (en) * 1981-04-17 1984-01-10 Corporation For Public Broadcasting System for overlaying a computer generated video signal on an NTSC video signal
JPS58188976A (en) * 1982-04-02 1983-11-04 Akai Electric Co Ltd Video signal transmitting circuit
JPS58178677A (en) * 1982-04-12 1983-10-19 Nippon Telegr & Teleph Corp <Ntt> Television set
US4521810A (en) * 1983-05-03 1985-06-04 Rca Corporation Video source selector
US4515764A (en) * 1983-12-20 1985-05-07 Shell Oil Company Removal of H2 S from gaseous streams

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5335323A (en) * 1987-01-05 1994-08-02 Motorola, Inc. Computer human interface with multiapplication display
US4821122A (en) * 1987-01-21 1989-04-11 Rca Licensing Corporation TV receiver with automatic RF/baseband signal
US4994912A (en) * 1989-02-23 1991-02-19 International Business Machines Corporation Audio video interactive display
US5258750A (en) * 1989-09-21 1993-11-02 New Media Graphics Corporation Color synchronizer and windowing system for use in a video/graphics system
US5594467A (en) * 1989-12-06 1997-01-14 Video Logic Ltd. Computer based display system allowing mixing and windowing of graphics and video
WO1991016788A1 (en) * 1990-04-25 1991-10-31 Mindseye Educational Systems, Inc. Method and apparatus for inserting a visible image over video programmed material
US5264935A (en) * 1991-06-18 1993-11-23 Sony Corporation System for wireless transmission and reception of a video signal and corresponding audio signal
USRE44814E1 (en) 1992-10-23 2014-03-18 Avocent Huntsville Corporation System and method for remote monitoring and operation of personal computers
US5808691A (en) * 1995-12-12 1998-09-15 Cirrus Logic, Inc. Digital carrier synthesis synchronized to a reference signal that is asynchronous with respect to a digital sampling clock
US7747702B2 (en) 1998-09-22 2010-06-29 Avocent Huntsville Corporation System and method for accessing and operating personal computers remotely

Also Published As

Publication number Publication date
JPS6089278A (en) 1985-05-20
GB2149266B (en) 1987-04-08
GB8426428D0 (en) 1984-11-28
GB2149266A (en) 1985-06-05

Similar Documents

Publication Publication Date Title
US4680634A (en) System for processing picture information
US4764864A (en) Circuit arrangement capable of improving overhead of a control program on interrupting into a virtual machine
US5163152A (en) Interrupt control apparatus for a microprocessor providing real time priority processing of interrupt requests
US4517643A (en) Interrupt control apparatus for a data processing system
US5544307A (en) Microcomputer development support system operable with only background monitor and without cache replacement
US4742452A (en) Computer system including address driven program interrupt system
US5517325A (en) Direct memory access (DMA) controller with programmable bus release period for timing DMA transfers
US5357616A (en) On-line computer system capable of safely and simply processing a message signal
KR100258529B1 (en) Screen storage device and method of display monitor
JP2685289B2 (en) Write enable signal check method
US6735713B1 (en) System for suspending current bus cycle of microprocessor upon receiving external bus retry signal for executing other process and re-staring the suspended bus cycle thereafter
US5239626A (en) Display and drawing control system
KR920009182B1 (en) World time on-screen display
JP2646774B2 (en) Convergence device
JPH01116682A (en) Monitor display device
JPH01154190A (en) Terminal control system of fa controller
JPS60256805A (en) Numerical controller
JP2985237B2 (en) Graphic processing unit
JPH0540510A (en) Control device
JP3126133B2 (en) Information processing apparatus and information processing method
TW337009B (en) Device and method of control arbitration for a data processing system
JPH0548474B2 (en)
KR20000045547A (en) Device for automatically selecting external input signal in image apparatus
JPH0291741A (en) Switching control system for address bus
JPH01134537A (en) Test device for interruption function

Legal Events

Date Code Title Description
AS Assignment

Owner name: PIONEER ELECTRONIC CORPORATION, 4-1, MEGURO 1-CHOM

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:NANBA, KEIICHIRO;TOKUI, SATORU;ONUMA, TATSURO;REEL/FRAME:004328/0190;SIGNING DATES FROM

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 19990714

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362