US4606011A - Single transistor/capacitor semiconductor memory device and method for manufacture - Google Patents

Single transistor/capacitor semiconductor memory device and method for manufacture Download PDF

Info

Publication number
US4606011A
US4606011A US06/791,098 US79109885A US4606011A US 4606011 A US4606011 A US 4606011A US 79109885 A US79109885 A US 79109885A US 4606011 A US4606011 A US 4606011A
Authority
US
United States
Prior art keywords
electrode
semiconductor memory
film
sides
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06/791,098
Inventor
Masashi Wada
Shigeyoshi Watanabe
Fujio Masuoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA, 72 HORIKAWA-CHO, SAIWAI-KU, KAWASAKI-SHI, JAPAN, A CORP. OF reassignment KABUSHIKI KAISHA TOSHIBA, 72 HORIKAWA-CHO, SAIWAI-KU, KAWASAKI-SHI, JAPAN, A CORP. OF ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: MASUOKA, FUJIO, WADA, MASASHI, WATANABE, SHIGEYOSHI
Application granted granted Critical
Publication of US4606011A publication Critical patent/US4606011A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92—Capacitors having potential barriers
    • H01L29/94—Metal-insulator-semiconductors, e.g. MOS
    • H01L29/945—Trench capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/37—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate

Definitions

  • This invention relates to a method for manufacturing a semiconductor memory device having a memory cell structure consisting of one transistor and one capacitor.
  • a MOS dynamic RAM (hereafter "dRAM") having memory cells formed of one MOS transistor and one MOS capacitor is known in the art.
  • dRAM MOS dynamic RAM
  • data is stored by the presence or absence of electric charge in a capacitor, and data is read by releasing the electric charge stored in a capacitor through the transistor into a bit line.
  • a chief obstacle to increasing dRAM capacity further is how to decrease the surface area of a memory cell while increasing or maintaining the capacitance of cell capacitor. This is important since the size of the potential change which results when reading a capacitor's electric charge must not be too low.
  • the minimum amount of electric charge is fixed according to an allowance for operation and an allowance for noise, such as from alpha rays. Since the amount of stored electric charge depends on the capacitance of the cell capacitor and the applied voltage, and since the applied voltage is determined by the power source voltage, one must adjust the capacitance of the cell capacitor to maintain sufficient charge storage.
  • nitride film Si 3 N 4
  • oxide film SiO 2
  • the surface area of a capacitor must be made sufficiently large.
  • the need for a large surface area is generally at odds with attempts to reduce memory cell surface area and increase dRAM density and capacity.
  • CCC Corrugated Capacitor Cell
  • FCC Folded Capacitor Cell
  • the CCC increases capacitance by making a trench in the capacitor regions and using the walls and bottoms of the trench as part of the capacitor. This method is described in greater detail in H. Sunami et al., IEEE Electron Device Letters, Vol. EDL-, pp. 90-91 (1983).
  • One disadvantage of this approach is that the capacitance is limited by the opening of the trench. As the area of the opening decreases, the trench must be deepened to maintain the capacitance. Deepening the trench, however, causes leakage problems from punch-through between neighboring trenches.
  • the FCC is discussed in detail in M. Wada et al., "A Folded Capacitor Cell (F.C.C.) for Future Megabit DRAMs," IEDM, pp. 244-247 (1984) and Japanese Patent Disclosure No. 58-212161 (Sept. 12, 1983).
  • This cell uses a vertical capacitor made along the isolation region. Two disadvantages of this cell are the difficult PEP (Photo Engraving Process) of the gate electrode and the capacitor plate due to the uneven substrate, and the large capacitance of the gate electrode at the side walls of the Si island which reduces the switching speed of the device.
  • An object of this invention is a method for manufacturing a semiconductor memory device, as well the device, with reduced memory cell surface area, but which has an ample capacitance for the cells' capacitors and enables future growth of memory capacity.
  • Another object of the present invention is a superior method for manufacturing a semiconductor device which permits safe PEP of the gate electrode and results in a high speed memory device.
  • the present invention overcomes the problems of the prior art and achieves the objects listed above by using the lateral walls of the boundary between the memory cell region and a field region. This method attains a desired increase in the surface area of the capacitor without adding to the surface area to be occupied by the memory cell.
  • the method of this invention for the manufacture of a semiconductor memory device having memory cells, each having one capacitor and one transistor comprises the steps of: forming a plurality of island regions surrounded by an insulating layer embedded in field regions of a semiconductor substrate such that the insulating layer has a flat surface in the field regions; forming an etching mask on the substrate continuing across a middle part of each of the island regions in a first direction; etching the insulating layer not covered by the etching mask; forming capacitor electrodes separated by a thin insulating film to cover the exposed lateral walls and upper surfaces of the island region; forming a gate insulating film on the upper surface of the middle part of the island regions after removing the etching mask; and forming gate electrodes for the MOS transistors, the gate electrode continuing across the plurality of island regions in the first direction.
  • a semiconductor memory comprises: a plurality of memory cells formed on a substrate of a first conductivity type, each memory cell including an MOS transistor having a gate and a conduction path and an MOS capacitor coupled to one side of the conduction path; a plurality of word lines each coupled to the gates of the ones of the plurality of MOS transistors in a different row; and a plurality of bit lines each coupled to the other side of the conduction paths of the ones of said MOS transistors in a different column.
  • the MOS capacitor in this invention includes a first electrode of a second conductivity type formed in the substrate and in contact with the one side of the conduction path, the first electrode having at least three sides, a thin insulation film formed on the first electrode to cover the three sides of the first electrode, a second electrode formed on the thin insulation film and opposite each of the at least three sides, and a device protection film formed on the second electrode.
  • FIGS. 1-7 are diagrams illustrating different steps in the process for manufacturing of a dRAM of this invention, and for FIGS. 1-7 each including parts a, b and c, the subfigure (a) represents a plan view, the subfigure (b) represents a cross-sectional view taken along the line A-A' in the corresponding subfigure (a), and subfigure (c) represents a perspective view.
  • FIGS. 8(a)-(c) represent three perspective views of another embodiment of this invention.
  • FIG. 1 shows, an oxide film 2 is formed on a p-type Si substrate 1.
  • a photo-resist 3, intended as an etching mask, is formed in a given pattern on the oxide film 2 by a conventional method.
  • the oxide film 2 is etched, and then a field groove 4 is etched using the reactive ion etching method (RIE).
  • RIE reactive ion etching method
  • a p-type layer 5 intended for subsequent device separation is formed in the bottom portion of the groove 4 by the ion injection method or the gaseous phase diffusion method.
  • the memory cell regions have two bits forming one rectangular relief pattern.
  • oxide film (SiO 2 ) 6 intended as a field insulation film, is superposed by the gaseous phase growth method.
  • FIG. 2 A photoresist 7 is then applied on oxide film 6 for smoothing the surface.
  • the photo-resist 7 and the oxide film 6 are then etched by the RIE under fixed conditions to effect the etching at substantially equal speeds so that the oxide film 6 is embedded flatly.
  • the result is a substrate having a plurality of island regions as illustrated in FIG. 3 with the oxide film 6 embedded around them to create a flat surface.
  • a pattern is imparted to the photo-resist 7 to cover the regions intended to become MOS transistors and the field regions surrounding such transistor regions.
  • This etching mask is formed on the substrate continuing in one direction across the middle part of the plurality of island regions.
  • the oxide film 6 is then etched, and the lateral walls of the regions intended to be MOS capacitors are exposed toward the grooves 4 surrounding the intended capacitor regions. This is shown in FIG. 4 as is the thickness of oxide film 6 which remains for subsequent device separation. This etching may be done until the bottom surface of the groove is exposed, if it is necessary.
  • an n-type layer 8 intended to form the substrate side electrode of the MOS capacitors is formed.
  • the doping uses photo-resist 7 as a mask.
  • the thicknesses of oxide film 6 persist and are embedded with flat surfaces in the field groove 4 surrounding the region intended for the formation of the MOS transistor.
  • capacitor electrode 10 As noted from FIG. 5 the capacitor electrode 10 is formed not only on the upper surfaces of the island regions but opposite the three lateral walls exposed on the boundary with the field groove 4.
  • gate insulation film 11 a thermal oxide film 100 ⁇ in thickness, is formed in the plurality of island regions, and gate electrodes 12 are formed of the second layer of polycrystalline silicon film.
  • the gate electrodes 12 are continuously disposed in the longitudinal direction to avoid overlapping the capacitor electrodes 10. So formed, they constitute word lines. Impurities are diffused using the gate electrodes 12 and the capacitor electrodes 10 as the masks to create n+ type layers 13 and 14 intended as source and drain.
  • a device protection film 15 of oxide film (SiO 2 ) is formed throughout the entire surface as by the gaseous phase growth method. Wiring contact holes are opened in the protective film and Al lines 16 are distributed in the directions shown for intersect the gate electrodes 12 and for common connection of the drains of the MOS transistor in the memory cells. These latter Al lines serve as bit lines.
  • the dRAM shown in FIG. 7 utilizes not only the flat surfaces of the memory cell region formed in relief but also the lateral walls of the peripheral field grooves 4 as MOS capacitors.
  • the capacitors therefore enjoy a very large surface area.
  • the perimeter constructed by the walls is largest at the boundary between the cell area and field isolation area.
  • a thick oxide film 6 with a flat surface is embedded in the field grooves 4 surrounding the regions intended for formation of gate electrodes 12.
  • the gate electrodes 12 are formed in a prescribed pattern on the flat surfaces free from irregularities.
  • PEP is effected with high accuracy.
  • the gate electrodes lie perfectly flat on the surface and, unlike the capacitor electrodes, are not allowed to be opposed to the lateral walls of the island regions.
  • the dRAM thus produced does not suffer from useless floating capacitance and enjoys high-speed operation.
  • the n-type layer 8 is formed by photo-resist 7 as a doping mask. Since photo-resist 7 is also used as an etching mask, the number of masks is minimized.
  • FIGS. 8(a)-(c) depict a process according to this invention which takes into account a boundary with the peripheral circuit.
  • n-type well 17 is formed in the region intended for p-channel MOS transistor formation.
  • oxide film 6, which surrounds the region intended for the formation of the MOS capacitor, is etched to a prescribed thickness. This condition is depicted in FIG. 8(b). In the boundary with the peripheral circuit, the thick oxide film 6 is left intact. This is similar to the process in the preceding embodiment in which the region surrounding the MOS transistor formation region was left intact.
  • the memory cell is formed in the island regions of the memory cell region, similar to process described in the previous embodiment.
  • gate electrodes 18 are formed as part of the peripheral circuit as are a p-channel MOS transistor incorporating p+ layers 19 and 20 intended as source and drain regions. This production process also achives its object of reduction in memory cell size and increase in memory capacity for a circuit which includes the peripheral circuit.
  • the field grooves are formed by etching the Si substrate and the oxide film is embedded in the grooves in the previous embodiment.
  • One method of surrounding the island regions with an insulation film in the surrounding regions uses the following steps. First, a thick insulation layer is selectively formed in a relief pattern in the field region of an Al substrate. This is accomplished by superposing an insulation layer on the entire surface by CVD and then etching the superposed film by RIE. Next, the Si layer is grown on the exposed surface of the Si substrate to substantially the same thickness as the insulation. This method forms a flat substrate equivalent to the substrate in the previous embodiment.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A semiconductor memory device and a method for manufacturing such a device provides increased capacitance for memory cells of a dynamic RAM by using the top and sides of island regions formed in the substrate.

Description

BACKGROUND OF THE INVENTION
This invention relates to a method for manufacturing a semiconductor memory device having a memory cell structure consisting of one transistor and one capacitor.
A MOS dynamic RAM (hereafter "dRAM") having memory cells formed of one MOS transistor and one MOS capacitor is known in the art. In a dRAM cell, data is stored by the presence or absence of electric charge in a capacitor, and data is read by releasing the electric charge stored in a capacitor through the transistor into a bit line.
In recent years, advances in semiconductor production techniques, particularly in the fine processing technique, has encouraged the growth of dRAM capacity. A chief obstacle to increasing dRAM capacity further is how to decrease the surface area of a memory cell while increasing or maintaining the capacitance of cell capacitor. This is important since the size of the potential change which results when reading a capacitor's electric charge must not be too low. The minimum amount of electric charge is fixed according to an allowance for operation and an allowance for noise, such as from alpha rays. Since the amount of stored electric charge depends on the capacitance of the cell capacitor and the applied voltage, and since the applied voltage is determined by the power source voltage, one must adjust the capacitance of the cell capacitor to maintain sufficient charge storage.
In the conventional dRAM described above, it becomes necessary to decrease the thickness of the gate insulation film, increase the dielectric constant, or widen the surface area to increase the cell capacitance. Any decrease in the thickness of the insulation film, however, is limited by considerations of reliability. To increase the dielectric constant, a nitride film (Si3 N4) may be used in place of an oxide film (SiO2), for example, but the use of nitride film lacks sufficient reliability.
Therefore, to acquire the necessary capacitance, the surface area of a capacitor must be made sufficiently large. The need for a large surface area, however, is generally at odds with attempts to reduce memory cell surface area and increase dRAM density and capacity.
To maintain a large dRAM cell capacitance without increasing the surface area occupied by that cell, some have proposed forming grooves in the surface of the semiconductor substrate at the MOS capacitor region in order to use the side walls of the grooves as MOS capacitors. K. Itoh, et al. "An Experimental 1Mb dRAM with On-Chip Voltage Limiter," ISSCC Technical Digest 282-83 (1984) shows one such method. Conventional dRAM fabrication uses only the flat surface of the substrate, but the method in the Itoh et al. article requires extremely fine and deep grooves. The small openings of such fine grooves impose severe restrictions.
Two other approaches to the problem of maintaining capacitance while decreasing size are the Corrugated Capacitor Cell (CCC) and the Folded Capacitor Cell (FCC). The CCC increases capacitance by making a trench in the capacitor regions and using the walls and bottoms of the trench as part of the capacitor. This method is described in greater detail in H. Sunami et al., IEEE Electron Device Letters, Vol. EDL-, pp. 90-91 (1983). One disadvantage of this approach is that the capacitance is limited by the opening of the trench. As the area of the opening decreases, the trench must be deepened to maintain the capacitance. Deepening the trench, however, causes leakage problems from punch-through between neighboring trenches.
The FCC is discussed in detail in M. Wada et al., "A Folded Capacitor Cell (F.C.C.) for Future Megabit DRAMs," IEDM, pp. 244-247 (1984) and Japanese Patent Disclosure No. 58-212161 (Sept. 12, 1983). This cell uses a vertical capacitor made along the isolation region. Two disadvantages of this cell are the difficult PEP (Photo Engraving Process) of the gate electrode and the capacitor plate due to the uneven substrate, and the large capacitance of the gate electrode at the side walls of the Si island which reduces the switching speed of the device.
An object of this invention is a method for manufacturing a semiconductor memory device, as well the device, with reduced memory cell surface area, but which has an ample capacitance for the cells' capacitors and enables future growth of memory capacity.
Another object of the present invention is a superior method for manufacturing a semiconductor device which permits safe PEP of the gate electrode and results in a high speed memory device.
Additional objects and advantages of the present invention will be set forth in part in the following description and in part will be obvious from that description or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by the methods and apparatus particularly pointed out in the appended claims.
SUMMARY OF THE INVENTION
Unlike conventional devices which increase the surface area of the capacitor by forming fine grooves in the memory cell region, the present invention overcomes the problems of the prior art and achieves the objects listed above by using the lateral walls of the boundary between the memory cell region and a field region. This method attains a desired increase in the surface area of the capacitor without adding to the surface area to be occupied by the memory cell.
Specifically, the method of this invention for the manufacture of a semiconductor memory device having memory cells, each having one capacitor and one transistor, comprises the steps of: forming a plurality of island regions surrounded by an insulating layer embedded in field regions of a semiconductor substrate such that the insulating layer has a flat surface in the field regions; forming an etching mask on the substrate continuing across a middle part of each of the island regions in a first direction; etching the insulating layer not covered by the etching mask; forming capacitor electrodes separated by a thin insulating film to cover the exposed lateral walls and upper surfaces of the island region; forming a gate insulating film on the upper surface of the middle part of the island regions after removing the etching mask; and forming gate electrodes for the MOS transistors, the gate electrode continuing across the plurality of island regions in the first direction.
A semiconductor memory according to this invention comprises: a plurality of memory cells formed on a substrate of a first conductivity type, each memory cell including an MOS transistor having a gate and a conduction path and an MOS capacitor coupled to one side of the conduction path; a plurality of word lines each coupled to the gates of the ones of the plurality of MOS transistors in a different row; and a plurality of bit lines each coupled to the other side of the conduction paths of the ones of said MOS transistors in a different column. The MOS capacitor in this invention includes a first electrode of a second conductivity type formed in the substrate and in contact with the one side of the conduction path, the first electrode having at least three sides, a thin insulation film formed on the first electrode to cover the three sides of the first electrode, a second electrode formed on the thin insulation film and opposite each of the at least three sides, and a device protection film formed on the second electrode.
The accompanying drawings, which are incorporated in and constitute part of this specification, illustrate ebodiments of this invention and, together with the following description, explain the principles of the invention.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1-7 are diagrams illustrating different steps in the process for manufacturing of a dRAM of this invention, and for FIGS. 1-7 each including parts a, b and c, the subfigure (a) represents a plan view, the subfigure (b) represents a cross-sectional view taken along the line A-A' in the corresponding subfigure (a), and subfigure (c) represents a perspective view.
FIGS. 8(a)-(c) represent three perspective views of another embodiment of this invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
As FIG. 1 shows, an oxide film 2 is formed on a p-type Si substrate 1. A photo-resist 3, intended as an etching mask, is formed in a given pattern on the oxide film 2 by a conventional method. The oxide film 2 is etched, and then a field groove 4 is etched using the reactive ion etching method (RIE). Thereafter, a p-type layer 5 intended for subsequent device separation is formed in the bottom portion of the groove 4 by the ion injection method or the gaseous phase diffusion method. In the embodiment shown in FIGS. 1-7, the memory cell regions have two bits forming one rectangular relief pattern. Next, the photo-resist 3 and the oxide film 2 are removed, and an oxide film (SiO2) 6, intended as a field insulation film, is superposed by the gaseous phase growth method. The result is illustrated in FIG. 2. A photoresist 7 is then applied on oxide film 6 for smoothing the surface.
The photo-resist 7 and the oxide film 6 are then etched by the RIE under fixed conditions to effect the etching at substantially equal speeds so that the oxide film 6 is embedded flatly. The result is a substrate having a plurality of island regions as illustrated in FIG. 3 with the oxide film 6 embedded around them to create a flat surface.
Next, a pattern is imparted to the photo-resist 7 to cover the regions intended to become MOS transistors and the field regions surrounding such transistor regions. This etching mask is formed on the substrate continuing in one direction across the middle part of the plurality of island regions. The oxide film 6 is then etched, and the lateral walls of the regions intended to be MOS capacitors are exposed toward the grooves 4 surrounding the intended capacitor regions. This is shown in FIG. 4 as is the thickness of oxide film 6 which remains for subsequent device separation. This etching may be done until the bottom surface of the groove is exposed, if it is necessary. Then, by ion injecting impurities, an n-type layer 8 intended to form the substrate side electrode of the MOS capacitors is formed. The doping uses photo-resist 7 as a mask. The thicknesses of oxide film 6 persist and are embedded with flat surfaces in the field groove 4 surrounding the region intended for the formation of the MOS transistor.
Then, as illustrated in FIG. 5, a thermal oxide film 9, about 100Å thick and intended as an insulation film for the capacitor, is formed. A first layer of polycrystalline silicon film is superposed on top of film 9, and a pattern is imparted to it by photo engraving process. The result is capacitor electrode 10. As noted from FIG. 5 the capacitor electrode 10 is formed not only on the upper surfaces of the island regions but opposite the three lateral walls exposed on the boundary with the field groove 4.
Then gate insulation film 11, a thermal oxide film 100Å in thickness, is formed in the plurality of island regions, and gate electrodes 12 are formed of the second layer of polycrystalline silicon film. As shown in FIG. 6, the gate electrodes 12 are continuously disposed in the longitudinal direction to avoid overlapping the capacitor electrodes 10. So formed, they constitute word lines. Impurities are diffused using the gate electrodes 12 and the capacitor electrodes 10 as the masks to create n+ type layers 13 and 14 intended as source and drain. Finally, as illustrated in FIG. 7, a device protection film 15 of oxide film (SiO2) is formed throughout the entire surface as by the gaseous phase growth method. Wiring contact holes are opened in the protective film and Al lines 16 are distributed in the directions shown for intersect the gate electrodes 12 and for common connection of the drains of the MOS transistor in the memory cells. These latter Al lines serve as bit lines.
The dRAM shown in FIG. 7 utilizes not only the flat surfaces of the memory cell region formed in relief but also the lateral walls of the peripheral field grooves 4 as MOS capacitors. The capacitors therefore enjoy a very large surface area. The perimeter constructed by the walls is largest at the boundary between the cell area and field isolation area.
In accordance with this embodiment, as illustrated in FIG. 6(c), a thick oxide film 6 with a flat surface is embedded in the field grooves 4 surrounding the regions intended for formation of gate electrodes 12. The gate electrodes 12 are formed in a prescribed pattern on the flat surfaces free from irregularities. Thus, PEP is effected with high accuracy. Also, the gate electrodes lie perfectly flat on the surface and, unlike the capacitor electrodes, are not allowed to be opposed to the lateral walls of the island regions. The dRAM thus produced does not suffer from useless floating capacitance and enjoys high-speed operation. Furthermore, in this embodiment, the n-type layer 8 is formed by photo-resist 7 as a doping mask. Since photo-resist 7 is also used as an etching mask, the number of masks is minimized.
In the foregoing embodiment, the production process has been described only with respect to n channel memory cell regions. FIGS. 8(a)-(c) depict a process according to this invention which takes into account a boundary with the peripheral circuit. In the peripheral circuit shown in FIGS. 8(a )-(c), after a plurality of island regions have been surrounded with an oxide film 6 embedded in the surrounding regions, n-type well 17 is formed in the region intended for p-channel MOS transistor formation.
After this step, which is explained in greater detail in the description of the previous embodiment, oxide film 6, which surrounds the region intended for the formation of the MOS capacitor, is etched to a prescribed thickness. This condition is depicted in FIG. 8(b). In the boundary with the peripheral circuit, the thick oxide film 6 is left intact. This is similar to the process in the preceding embodiment in which the region surrounding the MOS transistor formation region was left intact.
Then, as illustrated in FIG. 8(c), the memory cell is formed in the island regions of the memory cell region, similar to process described in the previous embodiment. In the n-type well 17, gate electrodes 18 are formed as part of the peripheral circuit as are a p-channel MOS transistor incorporating p+ layers 19 and 20 intended as source and drain regions. This production process also achives its object of reduction in memory cell size and increase in memory capacity for a circuit which includes the peripheral circuit.
This invention is not limited to the embodiments described above. For example, the field grooves are formed by etching the Si substrate and the oxide film is embedded in the grooves in the previous embodiment. One method of surrounding the island regions with an insulation film in the surrounding regions uses the following steps. First, a thick insulation layer is selectively formed in a relief pattern in the field region of an Al substrate. This is accomplished by superposing an insulation layer on the entire surface by CVD and then etching the superposed film by RIE. Next, the Si layer is grown on the exposed surface of the Si substrate to substantially the same thickness as the insulation. This method forms a flat substrate equivalent to the substrate in the previous embodiment.
This invention can be embodied with various modifications without departing from the spirit of the invention.

Claims (5)

What is claimed is:
1. A semiconductor memory comprising:
(a) a plurality of memory cells formed on a substrate of a first conductivity type, each said memory cell including
(i) an MOS transistor having a gate and a conduction path, and
(ii) an MOS capacitor coupled to one side of said conduction path, said MOS capacitor including
(aa) a first electrode of a second conductivity type formed in said substrate in contact with said one side of said conduction path, said first electrode having at least three sides,
(bb) a thin insulation film formed on said first electrode to cover said three sides of said first electrode,
(cc) a second electrode formed on said thin insulation film and opposite each of said at least three faces, and
(dd) a device protection film formed on said second electrode;
(b) a plurality of word lines each coupled to the gates of ones of said plurality of MOS transistors in a different row; and
(c) a plurality of bit lines each coupled to the other side of the conduction paths of ones of said MOS transistors in a different column.
2. The semiconductor memory of claim 1 wherein said memory cells are formed on island regions of said substrate, each island region having a top and at least two sides and wherein said at least three sides of said electrode include portions of the top and at least two sides of said island regions.
3. The semiconductor memory of claim 2 wherein two memory cells are formed on each island region.
4. The semiconductor memory of claim 2 wherein said island regions are separated by grooves and wherein said memory further comprises a device separation region of said first conductivity type at the bottom of each said groove and a field isolation film filling part of said groove, said field isolation film having a top surface which is substantially flat.
5. The semiconductor memory of claim 1 wherein said thin insulation film includes a thermal oxide film, wherein said device protection film comprises SiO2, and wherein said word lines comprise polycrystalline silicon film.
US06/791,098 1984-10-31 1985-10-24 Single transistor/capacitor semiconductor memory device and method for manufacture Expired - Lifetime US4606011A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP59229203A JPS61107762A (en) 1984-10-31 1984-10-31 Manufacture of semiconductor memory device
JP59-229203 1984-10-31

Publications (1)

Publication Number Publication Date
US4606011A true US4606011A (en) 1986-08-12

Family

ID=16888432

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/791,098 Expired - Lifetime US4606011A (en) 1984-10-31 1985-10-24 Single transistor/capacitor semiconductor memory device and method for manufacture

Country Status (5)

Country Link
US (1) US4606011A (en)
EP (1) EP0181162B1 (en)
JP (1) JPS61107762A (en)
KR (1) KR900000180B1 (en)
DE (1) DE3580240D1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4961095A (en) * 1985-12-25 1990-10-02 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device with word lines adjacent and non-intersecting with capacitor grooves
US4979013A (en) * 1986-03-13 1990-12-18 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US5182227A (en) * 1986-04-25 1993-01-26 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method for manufacturing the same
US5959328A (en) * 1996-01-08 1999-09-28 Siemens Aktiengesellschaft Electrically programmable memory cell arrangement and method for its manufacture
US6028346A (en) * 1986-04-25 2000-02-22 Mitsubishi Denki Kabushiki Kaisha Isolated trench semiconductor device
US6121651A (en) * 1998-07-30 2000-09-19 International Business Machines Corporation Dram cell with three-sided-gate transfer device

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0815206B2 (en) * 1986-01-30 1996-02-14 三菱電機株式会社 Semiconductor memory device
JPH0620108B2 (en) * 1987-03-23 1994-03-16 三菱電機株式会社 Method for manufacturing semiconductor device
CN1263143C (en) 2002-02-14 2006-07-05 松下电器产业株式会社 Semiconductor memory device and its manufacturing method
KR100451515B1 (en) * 2002-06-28 2004-10-06 주식회사 하이닉스반도체 Method for fabricating capacitor of semiconductor device
KR100584997B1 (en) * 2003-07-18 2006-05-29 매그나칩 반도체 유한회사 Analog semiconductor device with trench type capacitor and method for manufacturing the same
JP2006049413A (en) * 2004-08-02 2006-02-16 Fujitsu Ltd Semiconductor device and its manufacturing method
JP5303938B2 (en) 2008-01-18 2013-10-02 富士通セミコンダクター株式会社 Semiconductor device and manufacturing method thereof
GB201617276D0 (en) 2016-10-11 2016-11-23 Big Solar Limited Energy storage

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4199722A (en) * 1976-06-30 1980-04-22 Israel Paz Tri-state delta modulator
JPS58212161A (en) * 1982-06-02 1983-12-09 Toshiba Corp Semiconductor memory device
JPS5972161A (en) * 1983-09-09 1984-04-24 Hitachi Ltd Semiconductor device
US4547792A (en) * 1980-06-19 1985-10-15 Rockwell International Corporation Selective access array integrated circuit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5681968A (en) * 1979-12-07 1981-07-04 Toshiba Corp Manufacture of semiconductor device
US4353086A (en) * 1980-05-07 1982-10-05 Bell Telephone Laboratories, Incorporated Silicon integrated circuits
JPS58154256A (en) * 1982-03-10 1983-09-13 Hitachi Ltd Semiconductor memory and preparation thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4199722A (en) * 1976-06-30 1980-04-22 Israel Paz Tri-state delta modulator
US4547792A (en) * 1980-06-19 1985-10-15 Rockwell International Corporation Selective access array integrated circuit
JPS58212161A (en) * 1982-06-02 1983-12-09 Toshiba Corp Semiconductor memory device
JPS5972161A (en) * 1983-09-09 1984-04-24 Hitachi Ltd Semiconductor device

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Wada, et al., "A Folded Capacitor Cell (F.C.C.) for Future Megabit DRAMs," IEDM 244-247 (1984).
Wada, et al., A Folded Capacitor Cell (F.C.C.) for Future Megabit DRAMs, IEDM 244 247 (1984). *

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4961095A (en) * 1985-12-25 1990-10-02 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device with word lines adjacent and non-intersecting with capacitor grooves
US4979013A (en) * 1986-03-13 1990-12-18 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US5182227A (en) * 1986-04-25 1993-01-26 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method for manufacturing the same
US6028346A (en) * 1986-04-25 2000-02-22 Mitsubishi Denki Kabushiki Kaisha Isolated trench semiconductor device
US5959328A (en) * 1996-01-08 1999-09-28 Siemens Aktiengesellschaft Electrically programmable memory cell arrangement and method for its manufacture
US6121651A (en) * 1998-07-30 2000-09-19 International Business Machines Corporation Dram cell with three-sided-gate transfer device
US6323082B1 (en) 1998-07-30 2001-11-27 International Business Machines Corporation Process for making a DRAM cell with three-sided gate transfer

Also Published As

Publication number Publication date
JPS61107762A (en) 1986-05-26
KR860003658A (en) 1986-05-28
EP0181162A2 (en) 1986-05-14
KR900000180B1 (en) 1990-01-23
EP0181162A3 (en) 1988-01-07
DE3580240D1 (en) 1990-11-29
EP0181162B1 (en) 1990-10-24

Similar Documents

Publication Publication Date Title
KR910000246B1 (en) Semiconductor memory device
US4688063A (en) Dynamic ram cell with MOS trench capacitor in CMOS
KR100232393B1 (en) Semiconductor memory and its fabrication method
US4651184A (en) Dram cell and array
KR900000207B1 (en) Semiconductor memory device with trench surrounding each memory cell
US4829017A (en) Method for lubricating a high capacity dram cell
US5017981A (en) Semiconductor memory and method for fabricating the same
KR900001225B1 (en) Semiconductor memory device
US4803535A (en) Dynamic random access memory trench capacitor
US4922313A (en) Process for manufacturing semiconductor memory device and product formed thereby
US5316962A (en) Method of producing a semiconductor device having trench capacitors and vertical switching transistors
US4797373A (en) Method of making dRAM cell with trench capacitor
EP0167764B1 (en) Dynamic ram cell
US6437401B1 (en) Structure and method for improved isolation in trench storage cells
US7214572B2 (en) Semiconductor memory device and manufacturing method thereof
US5181089A (en) Semiconductor memory device and a method for producing the same
US4971926A (en) Method of manufacturing a semiconductor device
US4606011A (en) Single transistor/capacitor semiconductor memory device and method for manufacture
JPH04233271A (en) Manufacture of memory cell
US5900658A (en) Logic and single level polysilicon DRAM devices fabricated on the same semiconductor chip
US5034787A (en) Structure and fabrication method for a double trench memory cell device
US5156993A (en) Fabricating a memory cell with an improved capacitor
US4977436A (en) High density DRAM
EP0180026B1 (en) Dram cell and method
US4797719A (en) MOS capacitor with direct polycrystalline contact to grooved substrate

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, 72 HORIKAWA-CHO, SAIWAI-

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:WADA, MASASHI;WATANABE, SHIGEYOSHI;MASUOKA, FUJIO;REEL/FRAME:004472/0251

Effective date: 19850909

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12