US4251300A - Method for forming shaped buried layers in semiconductor devices utilizing etching, epitaxial deposition and oxide formation - Google Patents

Method for forming shaped buried layers in semiconductor devices utilizing etching, epitaxial deposition and oxide formation Download PDF

Info

Publication number
US4251300A
US4251300A US06/039,070 US3907079A US4251300A US 4251300 A US4251300 A US 4251300A US 3907079 A US3907079 A US 3907079A US 4251300 A US4251300 A US 4251300A
Authority
US
United States
Prior art keywords
silicon
epitaxial
substrate
indentation
regions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06/039,070
Inventor
Robert E. Caldwell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Semiconductor Corp
Original Assignee
Fairchild Camera and Instrument Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Camera and Instrument Corp filed Critical Fairchild Camera and Instrument Corp
Priority to US06/039,070 priority Critical patent/US4251300A/en
Application granted granted Critical
Publication of US4251300A publication Critical patent/US4251300A/en
Assigned to NATIONAL SEMICONDUCTOR CORPORATION reassignment NATIONAL SEMICONDUCTOR CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FAIRCHILD SEMICONDUCTOR CORPORATION
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/02428—Structure
    • H01L21/0243—Surface structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/02433—Crystal orientation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H01L21/02573—Conductivity type
    • H01L21/02576—N-type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H01L21/02573—Conductivity type
    • H01L21/02579—P-type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H01L21/7621—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region the recessed region having a shape other than rectangular, e.g. rounded or oblique shape
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/965—Shaped junction formation

Definitions

  • This invention relates to semiconductor structures, and in particular to oxide-isolated integrated circuit structures having specially shaped buried layers.
  • Oxide-isolated semiconductor structures and integrated circuits are well known in the art. See, e.g., U.S. Pat. No. 3,648,125 entitled "METHOD OF FABRICATING INTEGRATED CIRCUITS WITH OXIDIZED ISOLATION AND THE RESULTING STRUCTURE" issued to Douglas L. Peltzer. Also well known are techniques for forming buried layers in oxide-isolated integrated circuits. For example, FIGS. 10a, 10b and 10c of the above-cited patent depict a typical prior-art processing sequence for fabricating a buried layer 43a in a semiconductor substrate 41, and then forming oxidized isolation regions.
  • a typical process for manufacturing such a prior art oxide-isolated integrated circuit structure includes diffusing n-type impurity into the p-type silicon substrate to form the buried layer using a silicon dioxide layer as a diffusion mask .
  • the silicon dioxide is then removed and an epitaxial layer of silicon grown on the surface of the substrate.
  • the upper surface of the epitaxial layer and the upper surface of the buried layer are each essentially flat, although displaced from one another by approximately the thickness of the epitaxial layer.
  • a silicon nitride layer is then formed and partially removed to provide a mask for etching the epitaxial layer where regions of oxide isolation are desired.
  • the epitaxial layer is etched and then oxidized down to the buried layer to electrically isolate pockets in the epitaxial layer. Active and/or passive electronic components may be formed in these pockets.
  • prior-art structures such as the one described suffer from several disadvantages.
  • the epitaxial layer must be etched to such a deep depth to obtain effective oxide isolation that the upper surface to the integrated circuit structure becomes significantly non-planar. It is well known in the semiconductor manufacturing arts that non-planar surfaces present numerous processing difficulties; for example, it is difficult to traverse such non-planar surfaces with thin reliable metal connections.
  • Another disadvantage of such prior-art structures is that the mask for etching the epitaxial layer to form the regions of oxide isolation must be carefully aligned with respect to the buried layer to obtain acceptable electrical isolation.
  • a method for forming a shaped buried layer in a semiconductor structure includes the steps of removing at least one portion of semiconductor material from adjacent the upper surface of a semiconductor substrate to form an indentation having a surface.
  • a desired impurity dopant typically of opposite conductivity to the substrate, is then introduced into the substrate through the surface of the indentation to form a doped buried layer region in the substrate.
  • a layer of epitaxial material is formed across the surface of the semiconductor substrate and the surface of the indentation, and is then removed from the surface of the substrate. Finally, the surface of the substrate is oxidized to create an oxidized isolation region surrounding the region of epitaxial material.
  • the semiconductor substrate is silicon
  • the epitaxial material is epitaxial silicon
  • the insulating material is silicon dioxide.
  • the indentations are usually formed by etching the substrate after forming a protective mask.
  • the epitaxial material is removed by forming a protective mask over the desired portions and then chemically etching the undesired portions.
  • the process of this invention results in a structure which includes a semiconductor substrate having at least one indentation bordering a region of impurity in the substrate, a region of epitaxial material formed on the surface of the indentation, and regions of insulating material formed on the surface of the substrate surrounding the indentation.
  • the resulting structure has a smaller net step height between the upper surfaces of the oxidized isolation regions and the epitaxial regions than prior art structures. This improves the accuracy of subsequent masking steps, during which additional active and/or passive devices may be formed in the epitaxial silicon. Further, the process of this invention increases the alignment tolerances between the mask for etching the epitaxial silicon and the mask for doping the buried layer.
  • FIG. 1 is a cross-sectional view of a hypothetical semiconductor substrate showing regions of masking material formed thereon;
  • FIG. 2 is a further cross-sectional view showing the substrate after indentations have been etched into it.
  • FIG. 3 is a further cross-sectional view showing the appearance of the substrate after impurities have been diffused into the substrate through the exposed surface of the indentation;
  • FIG. 4 is a further cross-sectional view showing the appearance of the structure after removal of the masking layers
  • FIG. 5 is a further cross-sectional view after formation of the layer of epitaxial material and regions of masking material
  • FIG. 6 is a further cross-sectional view after removal of the portions of epitaxial material disposed on the substrate;
  • FIG. 7 is a further cross-sectional view showing the appearance of the integrated circuit structure after formation of the oxidized isolation regions between the regions of epitaxial material.
  • FIG. 8 is a further cross-sectional view showing the appearance of the integrated circuit structure after formation of PNP transistors in the epitaxial layer.
  • FIG. 1 shows a cross-sectional view of a semiconductor substrate 12 and regions of masking material 14 (illustrated as regions 14a, 14b, 14c, and 14d).
  • substrate 12 will be off-orientation [100] silicon
  • masking layer 14 will be 8000 Angstroms thick silicon dioxide which has been selectively masked and removed from the surface of the substrate using well-known semiconductor fabrication techniques. As will be shown, masking layer 14 is removed wherever buried layers are desired in the substrate 12.
  • the silicon substrate 12 is chemically etched to produce indentations 15 (illustrated as indentations 15a, 15b, and 15c, respectively) in the surface thereof.
  • Silicon 12 may be selectively removed in any well-known manner; however, chemical etching has been found suitable.
  • One such chemical etchant comprises: a bulk solution of 11 grams iodine crystals in 2000 milliliters of acetic acid, from which 5000 milliliters are mixed with 2500 milliliters of nitric acid and 200 milliliters of hydrofluoric acid. This etchant is applied to the exposed portions of the substrate for 30-90 seconds at a temperature of 25° C. to achieve an etch depth of between 3000 and 9000 Angstroms.
  • Silicon 12 is off-orientation [100] silicon because it has been found that no pattern shift occurs in epitaxial layers formed on this substrate.
  • the etching process will create an indentation having sloped sides as shown in FIG. 2.
  • a desired impurity is diffused or otherwise introduced into the substrate, using masking regions 14 to protect the substrate 12.
  • the impurity is antimony which is applied to surface of the indentations 15 by deposition from gas and is then diffused into the surface by heating the structure to a temperature of 1245° C. for 70 minutes. This creates buried layer regions 16 (illustrated as regions 16a, 16b, and 16c, respectively) which are approximately 20,000 Angstroms thick.
  • the silicon dioxide masks 14 are removed using hydrofluoric acid etch applied to the semiconductor substrate surface for two minutes at a temperature of 25° C.
  • the appearance of the structure after removal of mask 14 is shown in FIG. 4.
  • a layer of epitaxial silicon 19 is then formed across the entire surface of the substrate, including the indentations 15 and the exposed ends of each buried layer region 16.
  • Epitaxial silicon 19 may be formed using any well-known procedure; however, in the preferred embodiment, the epitaxial layer 19 is formed by deposition from dichlorosilane doped with diborane or phosphine, in an AMC barrel reactor, and is 12,000 to 17,000 Angstroms thick.
  • a further masking layer 22 illustrated as regions 22a, 22b, and 22c, respectively.
  • Layer 22 will typically be formed across the entire upper surface of epitaxial silicon 19 and then removed, by well-known masking steps, from those regions of layer 19 where it is not desired.
  • layer 22 will be silicon nitride, and will be selectively removed using 20:1 concentration phosphoric acid.
  • the unprotected regions of epitaxial layer 19 are chemically etched or otherwise removed. As shown in FIG. 6, the regions (illustrated as regions 19a, 19b, 19c, respectively) of epitaxial silicon 19 disposed between the regions of masking material 22 have been chemically removed. This may be accomplished by etching the silicon 16 with the same silicon etchant described above for 120 to 160 seconds at a temperature of 25° C. The remaining regions of masking material 22 are chemically removed using the same etching technique as described above in conjunction with FIG. 5.
  • regions of oxidized isolation material 24 are formed around the regions of epitaxial silicon 19.
  • Isolation material 24 will typically be silicon dioxide.
  • the thickness of oxide 24 may be controlled to result in a substantially planar upper surface on the wafer structure shown in FIG. 7. For example, in one embodiment where the epitaxial layer is 15,000 Angstroms thick, the oxidized silicon will be 9000 Angstroms thick. This thickness has been achieved by heating the wafer to 1000° C. for 180 minutes.
  • FIG. 8 depicts one further processing step as an example of how active devices, here transistors, may be formed in the epitaxial layer 19.
  • active devices here transistors
  • FIG. 8 depicts one further processing step as an example of how active devices, here transistors, may be formed in the epitaxial layer 19.
  • additional well-known steps have been used to create strongly doped P regions 27 (illustrated as regions 27a, 27b, and 27c, respectively) in epitaxial regions 19.
  • P regions 27 and 19, N region 16 and P region 12 will serve as a transistor.
  • the process of this invention provides several advantages over conventional prior-art processing techniques used to fabricate devices using oxidized isolation.
  • the epitaxial silicon is etched and oxidized in the raised regions between the buried layers, the net step height between the upper surface of the epitaxial regions 19 and the upper surface of oxidized regions 24 may be made very small. This results in a wafer which has a very uniform upper surface. The uniformity of the upper surface improves subsequent masking steps.
  • the process also improves the electrical isolation of the oxidized isolation regions 24 because of the relatively large amount of the buried layer 16 in contact with the oxidized regions 24.
  • the process increases the alignment tolerances between the mask 22 used to etch the epitaxial silicon 19 and the mask used to define the buried layer. This is a result of the sloped side of the indentation made in the substrate 12. Proper alignment is important to obtain adequate isolation and reduce the gain of the substrate PNP parasitic transistor, that is, the transistor formed by the ends of p-regions 27 and 19, the ends of n-region 16, together with p-region 12.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Element Separation (AREA)

Abstract

A method for forming a shaped buried layer in a semiconductor structure includes the steps of removing a portion of semiconductor material from adjacent the surface of the semiconductor substrate to form an indentation, introducing a dopant into the surface of the indentation to form regions of impurity in the semiconductor substrate, forming a region of epitaxial material on the surface of the indentation, and forming regions of insulating material to surround the epitaxial material.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to semiconductor structures, and in particular to oxide-isolated integrated circuit structures having specially shaped buried layers.
2. Description of the Prior Art
Oxide-isolated semiconductor structures and integrated circuits are well known in the art. See, e.g., U.S. Pat. No. 3,648,125 entitled "METHOD OF FABRICATING INTEGRATED CIRCUITS WITH OXIDIZED ISOLATION AND THE RESULTING STRUCTURE" issued to Douglas L. Peltzer. Also well known are techniques for forming buried layers in oxide-isolated integrated circuits. For example, FIGS. 10a, 10b and 10c of the above-cited patent depict a typical prior-art processing sequence for fabricating a buried layer 43a in a semiconductor substrate 41, and then forming oxidized isolation regions.
A typical process for manufacturing such a prior art oxide-isolated integrated circuit structure includes diffusing n-type impurity into the p-type silicon substrate to form the buried layer using a silicon dioxide layer as a diffusion mask . The silicon dioxide is then removed and an epitaxial layer of silicon grown on the surface of the substrate. The upper surface of the epitaxial layer and the upper surface of the buried layer are each essentially flat, although displaced from one another by approximately the thickness of the epitaxial layer. A silicon nitride layer is then formed and partially removed to provide a mask for etching the epitaxial layer where regions of oxide isolation are desired. The epitaxial layer is etched and then oxidized down to the buried layer to electrically isolate pockets in the epitaxial layer. Active and/or passive electronic components may be formed in these pockets.
Unfortunately, prior-art structures such as the one described suffer from several disadvantages. First, the epitaxial layer must be etched to such a deep depth to obtain effective oxide isolation that the upper surface to the integrated circuit structure becomes significantly non-planar. It is well known in the semiconductor manufacturing arts that non-planar surfaces present numerous processing difficulties; for example, it is difficult to traverse such non-planar surfaces with thin reliable metal connections. Another disadvantage of such prior-art structures is that the mask for etching the epitaxial layer to form the regions of oxide isolation must be carefully aligned with respect to the buried layer to obtain acceptable electrical isolation.
Accordingly, it is an object of this invention to create a more uniformly planar integrated circuit structure, to improve the electrical isolation characteristics of oxidized insulation, and to increase the alignment tolerances between the mask for diffusing the buried layer and the mask for etching the silicon for the oxidized isolation regions.
SUMMARY OF THE INVENTION
According to one embodiment of the invention, a method for forming a shaped buried layer in a semiconductor structure includes the steps of removing at least one portion of semiconductor material from adjacent the upper surface of a semiconductor substrate to form an indentation having a surface. A desired impurity dopant, typically of opposite conductivity to the substrate, is then introduced into the substrate through the surface of the indentation to form a doped buried layer region in the substrate. A layer of epitaxial material is formed across the surface of the semiconductor substrate and the surface of the indentation, and is then removed from the surface of the substrate. Finally, the surface of the substrate is oxidized to create an oxidized isolation region surrounding the region of epitaxial material.
Typically, the semiconductor substrate is silicon, the epitaxial material is epitaxial silicon, and the insulating material is silicon dioxide. The indentations are usually formed by etching the substrate after forming a protective mask. Similarly, the epitaxial material is removed by forming a protective mask over the desired portions and then chemically etching the undesired portions.
The process of this invention results in a structure which includes a semiconductor substrate having at least one indentation bordering a region of impurity in the substrate, a region of epitaxial material formed on the surface of the indentation, and regions of insulating material formed on the surface of the substrate surrounding the indentation.
The resulting structure has a smaller net step height between the upper surfaces of the oxidized isolation regions and the epitaxial regions than prior art structures. This improves the accuracy of subsequent masking steps, during which additional active and/or passive devices may be formed in the epitaxial silicon. Further, the process of this invention increases the alignment tolerances between the mask for etching the epitaxial silicon and the mask for doping the buried layer.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a cross-sectional view of a hypothetical semiconductor substrate showing regions of masking material formed thereon;
FIG. 2 is a further cross-sectional view showing the substrate after indentations have been etched into it.
FIG. 3 is a further cross-sectional view showing the appearance of the substrate after impurities have been diffused into the substrate through the exposed surface of the indentation;
FIG. 4 is a further cross-sectional view showing the appearance of the structure after removal of the masking layers;
FIG. 5 is a further cross-sectional view after formation of the layer of epitaxial material and regions of masking material;
FIG. 6 is a further cross-sectional view after removal of the portions of epitaxial material disposed on the substrate;
FIG. 7 is a further cross-sectional view showing the appearance of the integrated circuit structure after formation of the oxidized isolation regions between the regions of epitaxial material.
FIG. 8 is a further cross-sectional view showing the appearance of the integrated circuit structure after formation of PNP transistors in the epitaxial layer.
DESCRIPTION OF THE PREFERRED EMBODIMENT
FIG. 1 shows a cross-sectional view of a semiconductor substrate 12 and regions of masking material 14 (illustrated as regions 14a, 14b, 14c, and 14d). In the preferred embodiment, substrate 12 will be off-orientation [100] silicon, and masking layer 14 will be 8000 Angstroms thick silicon dioxide which has been selectively masked and removed from the surface of the substrate using well-known semiconductor fabrication techniques. As will be shown, masking layer 14 is removed wherever buried layers are desired in the substrate 12.
As shown in FIG. 2, the silicon substrate 12 is chemically etched to produce indentations 15 (illustrated as indentations 15a, 15b, and 15c, respectively) in the surface thereof. Silicon 12 may be selectively removed in any well-known manner; however, chemical etching has been found suitable. One such chemical etchant comprises: a bulk solution of 11 grams iodine crystals in 2000 milliliters of acetic acid, from which 5000 milliliters are mixed with 2500 milliliters of nitric acid and 200 milliliters of hydrofluoric acid. This etchant is applied to the exposed portions of the substrate for 30-90 seconds at a temperature of 25° C. to achieve an etch depth of between 3000 and 9000 Angstroms. Silicon 12 is off-orientation [100] silicon because it has been found that no pattern shift occurs in epitaxial layers formed on this substrate. When off-orientation [100] silicon is used, the etching process will create an indentation having sloped sides as shown in FIG. 2.
Then, as shown in FIG. 3, a desired impurity is diffused or otherwise introduced into the substrate, using masking regions 14 to protect the substrate 12. In the preferred embodiment, the impurity is antimony which is applied to surface of the indentations 15 by deposition from gas and is then diffused into the surface by heating the structure to a temperature of 1245° C. for 70 minutes. This creates buried layer regions 16 (illustrated as regions 16a, 16b, and 16c, respectively) which are approximately 20,000 Angstroms thick.
Next, the silicon dioxide masks 14 are removed using hydrofluoric acid etch applied to the semiconductor substrate surface for two minutes at a temperature of 25° C. The appearance of the structure after removal of mask 14 is shown in FIG. 4.
A layer of epitaxial silicon 19 is then formed across the entire surface of the substrate, including the indentations 15 and the exposed ends of each buried layer region 16. Epitaxial silicon 19 may be formed using any well-known procedure; however, in the preferred embodiment, the epitaxial layer 19 is formed by deposition from dichlorosilane doped with diborane or phosphine, in an AMC barrel reactor, and is 12,000 to 17,000 Angstroms thick. Across the upper surface of epitaxial silicon 19 is formed a further masking layer 22 (illustrated as regions 22a, 22b, and 22c, respectively). Layer 22 will typically be formed across the entire upper surface of epitaxial silicon 19 and then removed, by well-known masking steps, from those regions of layer 19 where it is not desired. Typically, layer 22 will be silicon nitride, and will be selectively removed using 20:1 concentration phosphoric acid.
The unprotected regions of epitaxial layer 19 are chemically etched or otherwise removed. As shown in FIG. 6, the regions (illustrated as regions 19a, 19b, 19c, respectively) of epitaxial silicon 19 disposed between the regions of masking material 22 have been chemically removed. This may be accomplished by etching the silicon 16 with the same silicon etchant described above for 120 to 160 seconds at a temperature of 25° C. The remaining regions of masking material 22 are chemically removed using the same etching technique as described above in conjunction with FIG. 5.
Finally, regions of oxidized isolation material 24 (illustrated as regions 24a, 24b, 24c, and 24d, respectively) are formed around the regions of epitaxial silicon 19. Isolation material 24 will typically be silicon dioxide. The thickness of oxide 24 may be controlled to result in a substantially planar upper surface on the wafer structure shown in FIG. 7. For example, in one embodiment where the epitaxial layer is 15,000 Angstroms thick, the oxidized silicon will be 9000 Angstroms thick. This thickness has been achieved by heating the wafer to 1000° C. for 180 minutes.
FIG. 8 depicts one further processing step as an example of how active devices, here transistors, may be formed in the epitaxial layer 19. As shown therein, additional well-known steps have been used to create strongly doped P regions 27 (illustrated as regions 27a, 27b, and 27c, respectively) in epitaxial regions 19. P regions 27 and 19, N region 16 and P region 12 will serve as a transistor.
The process of this invention provides several advantages over conventional prior-art processing techniques used to fabricate devices using oxidized isolation. In particular, because the epitaxial silicon is etched and oxidized in the raised regions between the buried layers, the net step height between the upper surface of the epitaxial regions 19 and the upper surface of oxidized regions 24 may be made very small. This results in a wafer which has a very uniform upper surface. The uniformity of the upper surface improves subsequent masking steps. The process also improves the electrical isolation of the oxidized isolation regions 24 because of the relatively large amount of the buried layer 16 in contact with the oxidized regions 24. This may be compared with the relatively smaller amount of the buried layer in contact with the oxidized isolation regions as shown in the prior art, for example, the Peltzer patent described above. Further, the process increases the alignment tolerances between the mask 22 used to etch the epitaxial silicon 19 and the mask used to define the buried layer. This is a result of the sloped side of the indentation made in the substrate 12. Proper alignment is important to obtain adequate isolation and reduce the gain of the substrate PNP parasitic transistor, that is, the transistor formed by the ends of p-regions 27 and 19, the ends of n-region 16, together with p-region 12.

Claims (13)

What is claimed is:
1. A method of making at least one shaped buried layer in a semiconductor structure comprising:
removing a selected portion of semiconductor material from adjacent a first surface of a semiconductor substrate wherever a shaped buried layer is desired, the surface of each thereby created indentation being referred to as the second surface of that indentation;
introducing a first conductivity type impurity through the second surface into the semiconductor substrate to thereby form a region a region of impurity in the semiconductor substrate adjacent the second surface;
depositing epitaxial semiconductor material on all of the first surface and on the second surface of every indentation;
removing epitaxial material from all of the first surface; and
forming regions of insulating material on the first surface and on portions of the epitaxial material to electrically isolate each region of epitaxial material on the second surface of every indentation from every other region of epitaxial material on the second surface of every indentation.
2. A method as in claim 1 wherein the first surface is substantially planar.
3. A method as in claim 2 wherein:
the semiconductor substrate is silicon;
the epitaxial material is silicon; and
the insulating material is silicon dioxide.
4. A method as in claim 3 wherein the substrate is off-orientation [100] silicon.
5. A method as in claim 3 wherein:
the substrate is p conductivity type; and
the first conductivity type impurity is n conductivity type.
6. A method as in claim 1 wherein the step in removing a selected portion includes:
forming a masking layer over all portions of the first surface, except the portion of the first surface overlying the at least one selected portion of semiconductor material; and
etching the portions of the first surface not overlaid by the masking layer.
7. A method as in claim 6 wherein the etching is accomplished using a chemical etchant.
8. A method as in claim 6 wherein the masking layer is formed over all of the first surface and then removed from the portion of the first surface overlying the selected portion.
9. A method as in claim 6 wherein:
the first conductivity type impurity is introduced into the second surface by diffusion; and
the masking layer prevents the impurity from diffusing into the first surface.
10. A method as in claim 1 including the subsequent step of introducing a second conductivity type impurity of opposite conductivity to the first conductivity type into each region of epitaxial material.
11. A method as in claim 1 wherein the step of removing epitaxial material is accomplished by:
forming a mask over those portions of the epitaxial material overlying the second surface; and
etching the epitaxial material which is not overlaid by the mask.
12. A method as in claim 11 wherein:
the mask is silicon nitride; and
the epitaxial material is silicon.
13. A method as in claim 1 wherein:
the substrate is silicon; and
the step of forming regions of insulating material is accomplished by thermal oxidation of the substrate.
US06/039,070 1979-05-14 1979-05-14 Method for forming shaped buried layers in semiconductor devices utilizing etching, epitaxial deposition and oxide formation Expired - Lifetime US4251300A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US06/039,070 US4251300A (en) 1979-05-14 1979-05-14 Method for forming shaped buried layers in semiconductor devices utilizing etching, epitaxial deposition and oxide formation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/039,070 US4251300A (en) 1979-05-14 1979-05-14 Method for forming shaped buried layers in semiconductor devices utilizing etching, epitaxial deposition and oxide formation

Publications (1)

Publication Number Publication Date
US4251300A true US4251300A (en) 1981-02-17

Family

ID=21903510

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/039,070 Expired - Lifetime US4251300A (en) 1979-05-14 1979-05-14 Method for forming shaped buried layers in semiconductor devices utilizing etching, epitaxial deposition and oxide formation

Country Status (1)

Country Link
US (1) US4251300A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4487653A (en) * 1984-03-19 1984-12-11 Advanced Micro Devices, Inc. Process for forming and locating buried layers
EP0144444A1 (en) * 1983-05-26 1985-06-19 Sony Corporation Method of manufacturing semiconductor device
US4840920A (en) * 1987-07-02 1989-06-20 Mitsubishi Denki Kabushiki Kaisha Method of isolating a semiconductor device using local oxidation
US4874463A (en) * 1988-12-23 1989-10-17 At&T Bell Laboratories Integrated circuits from wafers having improved flatness
US20030186475A1 (en) * 2002-03-08 2003-10-02 Matsushita Electric Industrial Co., Ltd. Method for manufacturing semiconductor thin film
US20070204789A1 (en) * 2004-03-29 2007-09-06 Hideki Sato Method For Evaluating Crystal Defects Of Silicon Wafer

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3370995A (en) * 1965-08-02 1968-02-27 Texas Instruments Inc Method for fabricating electrically isolated semiconductor devices in integrated circuits
US3456169A (en) * 1965-06-22 1969-07-15 Philips Corp Integrated circuits using heavily doped surface region to prevent channels and methods for making
US3648125A (en) * 1971-02-02 1972-03-07 Fairchild Camera Instr Co Method of fabricating integrated circuits with oxidized isolation and the resulting structure
US3728166A (en) * 1967-01-11 1973-04-17 Ibm Semiconductor device fabrication method and product thereby
US3740276A (en) * 1970-08-24 1973-06-19 Texas Instruments Inc Multi-component semiconductor network and method for making same
US3764409A (en) * 1969-09-29 1973-10-09 Hitachi Ltd Method for fabricating a semiconductor component for a semiconductor circuit
US4056413A (en) * 1975-10-06 1977-11-01 Hitachi, Ltd. Etching method for flattening a silicon substrate utilizing an anisotropic alkali etchant
US4089021A (en) * 1975-12-08 1978-05-09 Hitachi, Ltd. Semiconductor device capable of withstanding high voltage and method of manufacturing same
US4101350A (en) * 1975-03-06 1978-07-18 Texas Instruments Incorporated Self-aligned epitaxial method for the fabrication of semiconductor devices
US4143455A (en) * 1976-03-11 1979-03-13 Siemens Aktiengesellschaft Method of producing a semiconductor component

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3456169A (en) * 1965-06-22 1969-07-15 Philips Corp Integrated circuits using heavily doped surface region to prevent channels and methods for making
US3370995A (en) * 1965-08-02 1968-02-27 Texas Instruments Inc Method for fabricating electrically isolated semiconductor devices in integrated circuits
US3728166A (en) * 1967-01-11 1973-04-17 Ibm Semiconductor device fabrication method and product thereby
US3764409A (en) * 1969-09-29 1973-10-09 Hitachi Ltd Method for fabricating a semiconductor component for a semiconductor circuit
US3740276A (en) * 1970-08-24 1973-06-19 Texas Instruments Inc Multi-component semiconductor network and method for making same
US3648125A (en) * 1971-02-02 1972-03-07 Fairchild Camera Instr Co Method of fabricating integrated circuits with oxidized isolation and the resulting structure
US4101350A (en) * 1975-03-06 1978-07-18 Texas Instruments Incorporated Self-aligned epitaxial method for the fabrication of semiconductor devices
US4056413A (en) * 1975-10-06 1977-11-01 Hitachi, Ltd. Etching method for flattening a silicon substrate utilizing an anisotropic alkali etchant
US4089021A (en) * 1975-12-08 1978-05-09 Hitachi, Ltd. Semiconductor device capable of withstanding high voltage and method of manufacturing same
US4143455A (en) * 1976-03-11 1979-03-13 Siemens Aktiengesellschaft Method of producing a semiconductor component

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
Agusta et al., "Monolithic Integrated . . . Base Regions", I.B.M. Tech. Discl. Bull., vol. 9, No. 5, Oct., 1966, pp. 546-547. *
Ibid., vol. 15, No. 7, Dec., 1972, p. 2279. *
Wu, L. L., "Doped P & N Pockets for Complementary FETS". *

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0144444A1 (en) * 1983-05-26 1985-06-19 Sony Corporation Method of manufacturing semiconductor device
EP0144444A4 (en) * 1983-05-26 1987-12-08 Sony Corp Method of manufacturing semiconductor device.
US4487653A (en) * 1984-03-19 1984-12-11 Advanced Micro Devices, Inc. Process for forming and locating buried layers
US4840920A (en) * 1987-07-02 1989-06-20 Mitsubishi Denki Kabushiki Kaisha Method of isolating a semiconductor device using local oxidation
EP0375258A3 (en) * 1988-12-23 1991-03-20 AT&T Corp. Method of fabricating a flat wafer
EP0375258A2 (en) * 1988-12-23 1990-06-27 AT&T Corp. Method of fabricating a flat wafer
US4874463A (en) * 1988-12-23 1989-10-17 At&T Bell Laboratories Integrated circuits from wafers having improved flatness
US20030186475A1 (en) * 2002-03-08 2003-10-02 Matsushita Electric Industrial Co., Ltd. Method for manufacturing semiconductor thin film
US7008839B2 (en) * 2002-03-08 2006-03-07 Matsushita Electric Industrial Co., Ltd. Method for manufacturing semiconductor thin film
US20060121695A1 (en) * 2002-03-08 2006-06-08 Matsushita Electric Industrial Co., Ltd. Method for manufacturing semiconductor thin film
US7713812B2 (en) 2002-03-08 2010-05-11 Panasonic Corporation Method for manufacturing semiconductor thin film
US20070204789A1 (en) * 2004-03-29 2007-09-06 Hideki Sato Method For Evaluating Crystal Defects Of Silicon Wafer
US7642198B2 (en) * 2004-03-29 2010-01-05 Shin-Etsu Handotai Co., Ltd. Method for evaluating crystal defects of silicon wafer

Similar Documents

Publication Publication Date Title
CA1086868A (en) Method of manufacturing a semiconductor device utilizing doped oxides and controlled oxidation
US4609568A (en) Self-aligned metal silicide process for integrated circuits having self-aligned polycrystalline silicon electrodes
JP5076098B2 (en) Process for doping two levels of a double poly bipolar transistor after formation of a second poly layer
EP0314600B1 (en) Self-aligned polysilicon emitter and contact structure for high performance bipolar transistors
EP0409132B1 (en) Method of fabricating a structure having self-aligned diffused junctions
US3514845A (en) Method of making integrated circuits with complementary elements
US4006046A (en) Method for compensating for emitter-push effect in the fabrication of transistors
US4473941A (en) Method of fabricating zener diodes
EP0051534B1 (en) A method of fabricating a self-aligned integrated circuit structure using differential oxide growth
EP0399231B1 (en) Method of manufacturing a semiconductor device
US3997378A (en) Method of manufacturing a semiconductor device utilizing monocrystalline-polycrystalline growth
US5488002A (en) Method for manufacturing self-aligned bipolar transistors using double diffusion
US4251300A (en) Method for forming shaped buried layers in semiconductor devices utilizing etching, epitaxial deposition and oxide formation
US4409726A (en) Method of making well regions for CMOS devices
US4477963A (en) Method of fabrication of a low capacitance self-aligned semiconductor electrode structure
KR940003379B1 (en) Method of making semiconductor device
US4653173A (en) Method of manufacturing an insulated gate field effect device
US5994737A (en) Semiconductor device with bird's beak
KR100268890B1 (en) Semiconductor device and method for fabricating the same
US4977107A (en) Method for manufacturing semiconductor rectifier
JP3157595B2 (en) Dielectric separation substrate
KR19990056756A (en) Manufacturing Method of Analog Semiconductor Device
US3977920A (en) Method of fabricating semiconductor device using at least two sorts of insulating films different from each other
KR930010118B1 (en) Making method of semiconductor device
KR100276123B1 (en) Semiconductor device and method for forming silicide thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: NATIONAL SEMICONDUCTOR CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:008059/0846

Effective date: 19960726