Connect public, paid and private patent data with Google Patents Public Datasets

Method and apparatus for recovering data and clock information in a self-clocking data stream

Download PDF

Info

Publication number
US3967061A
US3967061A US05555518 US55551875A US3967061A US 3967061 A US3967061 A US 3967061A US 05555518 US05555518 US 05555518 US 55551875 A US55551875 A US 55551875A US 3967061 A US3967061 A US 3967061A
Authority
US
Grant status
Grant
Patent type
Prior art keywords
pulse
bit
voltage
stream
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US05555518
Inventor
Joseph J. Dobias
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCR Corp
Original Assignee
NCR Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0054Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0066Detection of the synchronisation error by features other than the received signal transition detection of error based on transmission code rule
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Abstract

A method and apparatus is described for receiving a data stream incorporating a self-clocking Manchester code. The data stream is applied to monostable multivibrators which produce pulses at each positive-going and negative-going transition in the voltage level of the data stream. Output pulses from the monostable multivibrators are applied to a third monostable multivibrator which is responsive to only the positive-going pulses applied thereto; the third multivibrator produces an output pulse having a period greater than one-half the bit period, but less than the whole bit period, of the data stream. The positive-going voltage transition of the output of the third multivibrator is used to trigger a clock pulse which is applied to a pair of gates. The gates enable a pair of latches to which the data stream is applied to recover data from the stream and apply the data to a shift register.

Description

The present invention pertains to a clock and data recovery system and more particularly to a system for recovering a clock from a self-clocking data stream and using the clock recovered from the stream to capture the data in the stream.

Communication among data processing equipment can become quite complex and expensive, particularly when the communication is in encoded digital form and when such communication is attempted to be accomplished synchronously. Obviously, simplification may be achieved by permitting the processing equipment such as processors and intelligent peripherals to communicate in asynchronous fashion. Simplification can also be achieved by serializing the communication rather than attempting parallel word or byte transfer. If the information is to be transmitted serially and asynchronously by bit stream, the information content of the stream must be derived through the utilization of a clock that is related to the information being transmitted. Further, to accommodate the volume of information being transmitted, bit rates must be quite high.

To render feasible such serial information transfer, the data being transferred may incorporate, as an integral part thereof, clocking information; such data stream being referred to as a self-clocking data stream.

One technique that lends itself to high speed data transmission, at least over relatively short lines such as in house communication between a processor and intelligent peripherals or controllers, is the utilization of a self-clocking data system incorporating a self-clocking Manchester or bi-phase coded balanced line bit stream. Utilizing Manchester or bi-phase coded bit streams, at least one voltage level transition is required for every bit time. A single voltage level change within the bit time represents one binary value while two voltage level changes represent a second binary value.

Although the use of such Manchester coded bit streams may have the disadvantage of requiring significant frequency bandwidth, the system is accompanied by substantial advantages. When high speed data transmission in serial bit form is used, for example, in excess of six megabits per second, co-axial or twin co-axial cables are called for. Line balancing (regardless of the bit pattern) is always provided since the energy transmitted during the positive-going and negative-going voltage excursions is the same. Therefore, difficult problems such as common mode rejection and ground loop returns are either eliminated or rendered significantly less important.

It is therefore an object of the present invention to provide a method and apparatus for recovering data from a self-clocking bi-phase or Manchester code data stream.

It is another object of the present invention to provide apparatus for generating a clock pulse coinciding with the clock information in a Manchester or bi-phase data stream.

It is still another object of the present invention to extract clock information from a bi-phase self-clocking data stream and to use the clock information to extract data from the data stream.

It is still another object of the present invention to provide a method and apparatus for recovering clock information from a bi-phase or Manchester code data stream and to then extract data from the stream.

These and other objects of the present invention will become apparent to those skilled in the art as the description thereof proceeds.

Briefly, in accordance with the embodiment chosen for illustration, the method and apparatus of the present invention contemplates the utilization of a plurality of monostable multivibrators, or one-shots, two of which are connected to receive the incoming data stream. One of the one-shots is responsive to the positive-going transition of voltage level of the data stream, while the second one-shot is responsive to the negative-going voltage transition. Each of these one-shots produces an output pulse having a pulse width of approximately one-quarter the bit period of the data stream. The output pulses from the one-shots are applied through a logic OR gate to a third one-shot; the latter is responsive only to positive-going transitions in voltage level and produces an output pulse having a pulse width slightly greater than one-half of the bit period of the data stream. The output pulse from this third one-shot in both its true form and not true form are utilized to generate clock pulses corresponding to the clock information contained in the data stream.

The output of the third one-shot is applied to a flip-flop which alternately enables two latches, each of which also receives the OR'ed output of the first two one-shots. The latches each effectively count the number of voltage level transitions in each bit period of the data stream and present an output indication to a shift register of the bit value of the corresponding bit position.

The present invention may more readily be described by reference to the accompanying drawings in which:

FIG. 1 is a functional block diagram showing a simplified form of data and clock information flow.

FIG. 2 is an exemplary wave form useful in describing the bi-phase or Manchester code signal pattern.

FIG. 3 is a schematic block diagram useful in describing the method and apparatus of the present invention relating to the recovery of clock information from the data stream.

FIGS. 4A through 4G are wave forms showing timing and signal level information of various signals present in the schematic block diagram of FIG. 3.

FIG. 5 is a schematic block diagram useful in describing the method and apparatus of the present invention relating to the recovery of data from an incoming data stream utilizing the clock previously recovered from the stream.

FIGS. 6A through 6F are wave forms showing timing and signal level information of various signals present in the schematic block diagram of FIG. 5.

Referring now to FIG. 1, self-clocking data such as a data stream using a Manchester or bi-phase code, is applied to a suitable line termination station 10. The bit stream may, for example, be transmitted over an appropriate twinax line from a processor, controller, intelligent peripheral or other source usually under the control of a central system. The serial bit streams may be at a relatively high transmission rate (for example, 56 Kilobits per second [KBPS]); further, message framing, control codes, stuffing bits and frame checking sequences may be implemented in the data stream but need not be described here. Typically, line termination is provided with a relatively high DC voltage isolation and low capacitive coupling; those skilled in the art may provide different termination techniques although the use of opto-isolators provides excellent termination and permits matching of incoming signal levels to those used in popular TTL logic technique.

The data stream, after transmission over the appropriate line, and after suitable termination and matching, is applied to a clock recovery system 12; clock pulses are then generated and are keyed to the clock information present in the data stream. The data stream (which may be modified at this point) is applied, together with the derived clock, to a data recovery system 14 which extracts the binary information content of the data stream and suitably, temporarily stores the information such as in a shift register, to be delivered to and used by the information-receiving system. The method and apparatus of the present invention are concerned with the clock and data recovery.

Referring now to FIG. 2, an explanation of a Manchester or bi-phase code will be given. Assuming a bit rate of 56 KBPS, a single bit period is 17.875 u sec. The voltage level of the transmitted wave form is either high or low and the transitions from one level to the other represent the clock and data content of the data wave form. A single transition from one voltage level to another during one bit period is arbitrarily chosen as a binary "0". If another voltage transition occurs during the bit period, the information contained during that bit period is arbitrarily considered to be a binary "1". Thus, the information content of the code may be determined by locating the beginning voltage transition of the bit period and observing any voltage transitions occurring during the bit period; obviously, it is necessary to properly locate the beginning of each bit period so that the observations of the following bits will be made during the succeeding bit periods and not at the beginning or end of the bit periods.

Referring now to FIGS. 3 and 4, the incoming bit stream such as shown in FIG. 4C is applied through line 21 to monostable multivibrators or one-shots 15 and 16. Those skilled in the art will recognize that there are innumerable one-shot designs that provide simple monostable multivibrator functions. Similarly, the symbology used for such one-shots may vary considerably. In describing the apparatus of the present invention, one-shots, such as the one-shots 15 and 16, are shown having input gates 23 and 24, respectively, and are shown with external RC networks 25 and 26 that may be utilized to indicate time-constant figures or the circuit values used to achieve a given output pulse width. The bit stream applied to the one-shot 15 through the gate 23 passes through an invertor 28 so that the one-shot 15 is responsive only to the negative-going voltage transitions of the data stream. The one-shot 15, as with the remaining one-shots described herein, includes two outputs, the first of which may be designated the "Q" output and the other, the "Q" output. The bit stream is applied to the one-shot 16 through the gate 24 without an intervening invertor so that the one-shot 16 is responsive only to the positive-going voltage level transitions of the bit stream. The "Q" output for each of the one-shots 15 and 16 are applied to OR gate 30. In the embodiment chosen for illustration, two one-shots 15 and 16 are used; one of the one-shots is responsive to positive-going voltage level transitions while the other is responsive to negative-going voltage level transitions. The utilization of two one-shots permits the use of one-shots having a slower response time since each need only respond to a voltage level transition in a particular direction. Obviously, a single, faster response time one-shot could be used to replace one-shots 15 and 16 and could be made responsive to both positive-going and negative-going voltage level transitions to product output pulses in response to all of the transitions occurring in the data bit stream.

The incoming bit stream is shown in FIG. 4C while the output of the OR gate 30 is shown in FIG. 4D. The bit period (assuming 56 KBPS) is as stated previously, 17.857 u sec., while a half bit period (the time when a second voltage level transition is made to indicate a binary "1") is 8.928 u sec. The pulse width of the output pulses derived from one-shots 15 and 16 is adjusted to approximately 4.5 u sec. The pulse width relationship of a bit period and the pulses from one-shots 15 and 16 may be seen by comparing FIGS. 4A and 4B. The pulse widths of FIGS. 4A and 4B have been exaggerated while the pulse widths of the remaining wave forms of FIG. 4 are approximately to scale with respect to each other.

The output pulses of one-shots 15 and 16, after being OR'ed in gate 30, are applied to one-shot 17 which, since the input thereto has not been inverted, is responsive only to positive-going voltage transitions. When the one-shot 17 has been triggered by a positive-going voltage transition at the input thereof, the voltage level at the "Q" output thereof becomes high and does not return to its pre-triggered voltage level for a period of time determined by its delay period in accordance with well known monostable multivibrator operations. The pulse output at output "Q" of one-shot 17 is shown in FIG. 4E. The pulse width of the output of one-shot 17 is chosen to be slightly greater than the 8.928 u sec. half pulse period of the incoming bit stream. Conveniently, the pulse width may be chosen to be 10 u sec.

By producing pulses at every positive-going and negative-going voltage transition of the incoming bit stream, and by applying these generated pulses to the one-shot 17 having a pulse duration greater than one-half the bit period, the system automatically "blanks" the voltage transitions occurring within the bit period and specifically identifies the voltage transition occurring at the beginning of each bit period. For example, by examining the wave forms of 4C, 4D and 4E, it may be seen that the leading edge of each of the pulses in FIG. 4E coincides with or slightly follows by a constant delay the beginning of each bit period of the bit stream of the FIG. 4C. The fact that there are voltage level transitions within the bit period is ignored since the pulse width of FIG. 4E is greater than one-half of the bit period of the bit stream to thereby force one-shot 17 to ignore voltage transitions other than those occurring at the beginning of each bit period.

The pulse output of one-shot 17 is applied from the "Q" output to one-shot 19 through invertor 31 and gate 32. One-shot 19, when triggered by the pulse from one-shot 17 produces a pulse of short duration as shown in FIG. 4F that is effectively a clock pulse occurring at the beginning of each bit period of the incoming bit stream. The "Q" output of one-shot 17 is applied through invertor 35 and gate 36 to one-shot 18 which, when triggered from the pulse from one-shot 17, produces a pulse of short duration occurring shortly after the mid-point of the bit period of the incoming bit stream. The output pulse from one-shot 18 may also be considered a clock pulse; the clock pulse from one-shot 19 is shown in FIG. 4F as a clock "A" while the clock output from one-shot 18 is shown in FIG. 4G as clock "B". For control purposes it may be desirable to utilize a clock pulse that occurs at a time in the bit period other than the times of occurrence of clocks "A" and clocks "B"; therefore, clock "B" may be applied to one-shot 20 through gate 37 to generate a clock pulse at the "Q" output thereof at any time after the occurrence of the "B" clock pulse.

The clock information in the incoming data bit stream has been extracted and is now presented in clock pulse form by clock "A" or by clock "B". The recovery of the data information within the data bit stream may be described by reference to FIGS. 5 and 6. The output pulses of one-shots 15 and 16 (FIG. 3) are OR'ed in gate 30 and applied to terminal 50 of FIG. 5. The combined output pulses of one-shots 15 and 16 are thus applied to and gates 52 and 53. Clock "A" pulses from one-shot 19 are applied to AND gates 56 and 57 through terminal 54. Pulses from the "Q" output of one-shot 17 are applied through terminal 60 to flip-flop 61; flip-flop 61 toggles on the negative-going voltage level transitions of the pulses from one-shot 17 and alternately causes gates 52 and 53 to be open for one bit period. When gate 52 is opened, the pulse stream from gate 30 of FIG. 3 is applied to a latching system identified in FIG. 5 as latch R.

Latch R includes flip-flops 65 and 66 which, when a pulse is applied to flip-flop 65, changes state; upon energization of flip-flop 65 a second time, flip-flop 66 changes state and together with flip-flop 61 enables gate 71 and applies an appropriate voltage level to gate 75 to indicate that two pulses were detected during the bit period and that therefore a binary "1" is present during that bit period. If only one pulse is applied to flip-flop 65, a binary "0" appears at the output of gate 71. Latch R is a re-set and the next bit period results in the enabling of gate 53 which provides pulses to latch S, comprising flip-flops 67 and 68, in a manner similar to that described above in connection with latch R. The output of gate 72, applied to gate 75, will thus present an indication of the existence of a binary "1" or "0" during the corresponding bit period. The binary information applied to shift register 77 is therefore presented in bi-level form; that is, one voltage level is provided as representative of a binary "1" and the second level is presented as representative of a binary "0". The information in this form is appropriate for TTL logic to be used by the shift register for subsequent handling.

Flip-flop 61 therefore toggles and alternately permits latch R and latch S to receive the combined pulses of one-shots 15 and 16 to count whether one or two pulses occur during alternate bit periods. The outputs of gates 71 and 72 are OR'ed in gate 75 and the data thus recovered from the data bit stream may be temporarily stored in shift register 77 to be either shifted out in serial or transferred parallel fashion and to be manipulated in accordance with the requirements of the apparatus receiving the bit stream. Wave form 6A shows the pulses derived from one-shot 17 applied to the flip-flop 61. Wave form 6B shows the "A" clock from one-shot 19 applied to gates 56 and 57. Wave form 6C indicates the toggling of flip-flop 61 in response to signals received from one-shot 17.

The combined pulse output of one-shots 15 and 16 are shown in FIG. 6D in appropriate timed relationship with respect to the toggling of flip-flop 61. It may be seen by reference to FIG. 6E that a single negative-going voltage transition of the combined pulse output of one-shots 15 and 16 will result in an indication of a binary "0" applied to the shift register 77; whereas, a double voltage transition will result in an indication of a binary "1".

It will be obvious to those skilled in the art that the wave forms shown in the above figures are schematic and somewhat idealized; in actual practice, the precise shape (e.g., rise times, etc.) will depend on specific circuit configuration, frequency, etc. While the present invention has been described by reference to a particular logic technique such as TTL circuitry, it will be obvious that other logic systems can be utilized to implement the present invention without departing from the spirit and scope thereof.

Claims (21)

I claim:
1. A method of recovering information from a self-clocking bi-phase coded bit stream, said bit stream having a predetermined bit period and two voltage levels with negative-going and positive-going voltage level transitions occurring in the stream to indicate clock information and data information, one such voltage level transition occurring at the beginning of each bit period, the method comprising the steps of:
a. producing a first pulse for each positive-going and each negative-going voltage level transition in said bit stream;
b. producing a second pulse having a pulse width greater than one-half said bit period for each positive-going voltage level transition in each of said first pulses occurring at the beginning of a bit period; and
c. producing a clock pulse for each positive-going or negative-going voltage level transition of each of said second pulses.
2. The method of claim 1, wherein the step of producing a clock pulse comprises: producing a pulse for each positive-going voltage level transition of each of said second pulses.
3. A method of recovering information from a self-clocking bi-phase coded bit stream, said bit stream having a predetermined bit period and two voltage levels with negative-going and positive-going voltage level transitions occurring in the stream to indicate clock information and data information, one such voltage level transition occurring at the beginning of each bit period, the method comprising the steps of:
a. producing a first pulse for each positive-going and each negative-going voltage level transition in said bit stream;
b. producing a second pulse having a pulse width greater than one-half said bit period for each positive-going voltage level transition in each of said first pulses occurring at the beginning of a bit period;
c. producing a clock pulse for each positive-going or negative-going voltage level transition of each of said second pulses;
d. counting the number of positive-going or negative-going voltage level transitions occurring in all of said first pulses produced between successive clock pulses; and
e. producing a first output voltage level when said number is one and producing a second output voltage level when said number is two.
4. The method of claim 3, wherein the step of producing a clock pulse comprises: producing a pulse for each positive-going voltage level transition of each of said second pulses.
5. The method of claim 3, wherein the step of counting comprises: counting the number of negative-going voltage level transitions occurring in all of said first pulses produced between successive clock pulses.
6. A data transmission system using self-clocking bi-phase coded bit streams, said bit streams having a predetermined bit period and two voltage levels with negative-going and positive-going voltage level transitions occurring in the stream to indicate clock information and data information, one such voltage transition occurring at the beginning of each bit period, apparatus for recovering said information, including:
a. first pulse producing means connected to receive said bit stream responsive to each positive-going and each negative-going transition in the voltage level of said bit stream for producing pulses in response thereto;
b. a second pulse producing means connected to said first pulse producing means for receiving pulses therefrom, said second pulse producing means responsive, when not in the process of producing a pulse, to positive-going transitions in the voltage level of said pulses for producing timing pulses, each having a pulse width greater than one-half of the bit period of the data stream; and
c. a clock pulse generator connected to said second pulse producing means responsive to positive-going or negative-going voltage level transitions in said timing pulse for generating a clock pulse.
7. The combination set forth in claim 6, wherein said first pulse producing means is a monostable multivibrator.
8. The combination set forth in claim 6, wherein said first pulse producing means is a monostable multivibrator, and said second pulse producing means is a second monostable multivibrator connected to said first monostable multivibrator.
9. The combination set forth in claim 6, wherein said first pulse producing means is a monostable multivibrator, said second pulse producing means is a second monostable multivibrator connected to said first monostable multivibrator and said clock pulse generator is a third monostable multivibrator.
10. In a data transmission system using self-clocking bi-phase coded bit streams, said bit streams having a predetermined bit period and two voltage levels with negative-going and positive-going voltage level transitions occurring in the stream to indicate clock information and data information, one such voltage level transition occurring at the beginning of each bit period, apparatus for recovering said information, including:
a. first pulse producing means connected to receive said bit stream responsive to each positive-going and each negative-going transition in the voltage level of said bit stream for producing pulses in response thereto;
b. a second pulse producing means connected to said first pulse producing means for receiving pulses therefrom, said second pulse producing means responsive, when not in the process of producing a pulse, to positive-going transitions in the voltage level of said pulses for producing timing pulses, each having a pulse width greater than one-half of the bit period of the data stream;
c. a clock pulse generator connected to said second pulse producing means responsive to positive-going or negative-going voltage level transitions in said timing pulse for generating a clock pulse; and
d. means connected to said first pulse producing means and to said clock pulse generator for counting the number of positive-going or negative-going voltage transitions from said first pulse
11. The combination set forth in claim 10, wherein said first pulse producing means is a monostable multivibrator.
12. The combination set forth in claim 11, wherein said second pulse producing means is a monostable multivibrator.
13. The combination set forth in claim 12, wherein said clock pulse generator is a monostable multivibrator.
14. In a data transmission system using self-clocking bi-phase coded bit streams, said bit streams having a predetermined bit period and two voltage levels with negative-going and positive-going voltage level transitions occurring in the stream to indicate clock information and data information, one such voltage level transition occurring at the beginning of each bit period, apparatus for recovering said information, including:
a. first pulse producing means connected to receive said bit stream responsive to each positive-going and each negative-going transition in the voltage level of said bit stream for producing pulses in response thereto;
b. a second pulse producing means connected to said first pulse producing means for receiving pulses therefrom, said second pulse producing means responsive, when not in the process of producing a pulse, to positive-going transitions in the voltage level of said pulses for producing timing pulses, each having a pulse width greater than one-half of the bit period of the data stream;
c. a clock pulse generator connected to said second pulse producing means responsive to positive-going or negative-going voltage level transitions in said timing pulse for generating a clock pulse; and
d. means connected to said first pulse producing means and to said clock pulse generator responsive to the receipt of two successive negative-going or positive-going voltage level transitions from said first pulse producing means after the receipt of a clock pulse and before the receipt of a second clock pulse from said clock pulse generator for producing a first output voltage level, and responsive to the receipt of only one negative-going or positive-going voltage level transition from said first pulse producing means after the receipt of a clock pulse and before the receipt of a second clock pulse from said clock pulse generator for producing a second output voltage level.
15. The combination set forth in claim 14, wherein said first pulse producing means is a monostable multivibrator.
16. The combination set forth in claim 15, wherein said second pulse producing means is a monostable multivibrator.
17. The combination set forth in claim 16, wherein said clock pulse generator is a monostable multivibrator.
18. In a data transmission system using self-clocking bi-phase coded bit streams, said bit streams having a predetermined bit period and two voltage levels with negative-going and positive-going voltage level transitions occurring in the stream to indicate clock information and data information, one such voltage level transition occurring at the beginning of each bit period, apparatus for recovering said information, including:
a. a first one-shot connected to receive said data stream responsive to each positive-going transition in the voltage level of said data stream for producing pulses in response thereto;
b. a second one-shot connected to receive said data stream responsive to each negative-going transition in the voltage level of said data stream for producing pulses in response thereto;
c. a third one-shot, having an output terminal that is at a high voltage level or a low voltage level, connected to said first and second one-shots for receiving pulses therefrom, said third one-shot responsive to, when the output terminal thereof is at said low voltage level, to positive-going transitions in the voltage level of said pulses for producing timing pulses at the output terminal thereof, each timing pulse having said high voltage level and having a pulse width greater than one-half of the bit period of said data stream; and
19. The combination set forth in claim 18, wherein said clock pulse generator is a one-shot.
20. In a data transmission system using self-clocking bi-phase coded bit streams, said bit streams having a predetermined bit period and two voltage levels with negative-going and positive-going voltage level transitions occurring in the stream to indicate clock information and data information, one such voltage level transition occurring at the beginning of each bit period, apparatus for recovering said information, including:
a. a first one-shot connected to receive said data stream responsive to each positive-going transition in the voltage level of said data stream for producing pulses in response thereto;
b. a second one-shot connected to receive said data stream responsive to each negative-going transition in the voltage level of said data stream for producing pulses in response thereto;
c. a third one-shot, having an output terminal that is at a high voltage level or a low voltage level, connected to said first and second one-shots for receiving pulses therefrom, said third one-shot responsive to, when the output terminal thereof is at said low voltage level, to positive-going transitions in the voltage level of said pulses for producing timing pulses at the output terminal thereof, each timing pulse having said high voltage level and having a pulse width greater than one-half of the bit period of said data stream;
d. a clock pulse generator connected to the output terminal of said third one-shot responsive to the positive-going or negative-going voltage level transitions in said timing pulse for generating a clock pulse;
e. means comprising an OR-gate connected to said first and second one-shots for receiving pulses therefrom; and
f. means connected to said OR-gate for receiving OR'ed pulses from said first and second one-shots and connected to said clock pulse generator for counting the number of positive-going or negative-going voltage level transitions in the pulses received from said OR-gate occurring between successive clock pulses and for producing a first output voltage level when said number is one and for producing a second output voltage level when said number is two.
21. The combination set forth in claim 20, wherein said means for counting comprises a first and a second flip-flop, the first of which is connected to receive pulses from said OR-gate and the second of which is connected to the first flip-flop and changes state when the first has received its second pulse from said OR-gate.
US05555518 1975-03-05 1975-03-05 Method and apparatus for recovering data and clock information in a self-clocking data stream Expired - Lifetime US3967061A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US05555518 US3967061A (en) 1975-03-05 1975-03-05 Method and apparatus for recovering data and clock information in a self-clocking data stream

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US05555518 US3967061A (en) 1975-03-05 1975-03-05 Method and apparatus for recovering data and clock information in a self-clocking data stream
GB492276A GB1493555A (en) 1975-03-05 1976-02-09 Decoding circuit for binary data
CA 245381 CA1066370A (en) 1975-03-05 1976-02-10 Method and apparatus for recovering data and clock information in a self-clocking data stream
DE19762608879 DE2608879C3 (en) 1975-03-05 1976-03-04
FR7606091A FR2303423B1 (en) 1975-03-05 1976-03-04
JP2369476A JPS51112220A (en) 1975-03-05 1976-03-04 Method and device for deeemphasizing information in data transmission

Publications (1)

Publication Number Publication Date
US3967061A true US3967061A (en) 1976-06-29

Family

ID=24217560

Family Applications (1)

Application Number Title Priority Date Filing Date
US05555518 Expired - Lifetime US3967061A (en) 1975-03-05 1975-03-05 Method and apparatus for recovering data and clock information in a self-clocking data stream

Country Status (6)

Country Link
US (1) US3967061A (en)
JP (1) JPS51112220A (en)
CA (1) CA1066370A (en)
DE (1) DE2608879C3 (en)
FR (1) FR2303423B1 (en)
GB (1) GB1493555A (en)

Cited By (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4014002A (en) * 1976-04-05 1977-03-22 The United States Of America As Represented By The Secretary Of The Navy Data acquisition and transfer system
US4088832A (en) * 1976-10-12 1978-05-09 Motorola, Inc. Split phase code synchronizer and demodulator
US4191849A (en) * 1978-10-26 1980-03-04 Gte Automatic Electric Laboratories Incorporated Data synchronization circuit
US4218770A (en) * 1978-09-08 1980-08-19 Bell Telephone Laboratories, Incorporated Delay modulation data transmission system
US4222116A (en) * 1978-09-05 1980-09-09 Motorola, Inc. Digital logic for separating data and clock in Manchester-encoded data
US4229823A (en) * 1979-06-11 1980-10-21 Bell Telephone Laboratories, Incorporated Digital clock phase recovery circuits for data receiver
FR2463997A1 (en) * 1979-08-17 1981-02-27 Wandel & Goltermann A circuit for deriving a bit signal at a constant rate, from a digital signal
US4325053A (en) * 1978-07-26 1982-04-13 Compagnie Industrielle Des Telecommunications Method and a circuit for decoding a C.M.I. encoded binary signal
EP0059493A1 (en) * 1981-02-27 1982-09-08 BBC Aktiengesellschaft Brown, Boveri & Cie. Arrangement for decoding a biphase coded signal, as well as utilisation of the arrangement
US4361895A (en) * 1980-07-28 1982-11-30 Ontel Corporation Manchester decoder
EP0090019A1 (en) * 1981-09-28 1983-10-05 Ncr Co Multiple source clock encoded communications error detection circuit.
FR2544570A1 (en) * 1983-04-18 1984-10-19 Nippon Telegraph & Telephone signal reception apparatus burst
US4556868A (en) * 1982-12-10 1985-12-03 Siemens Aktiengesellschaft CMI Decoder
US4578799A (en) * 1983-10-05 1986-03-25 Codenoll Technology Corporation Method and apparatus for recovering data and clock information from a self-clocking data stream
US4603322A (en) * 1982-09-27 1986-07-29 Cubic Corporation High-speed sequential serial Manchester decoder
US4606053A (en) * 1982-08-19 1986-08-12 International Standard Electric Corporation Bi-phase decoder
EP0240157A2 (en) * 1986-03-03 1987-10-07 Seiko Instruments Inc. A single transmission line bidirectional optical communication system
US4881059A (en) * 1987-04-30 1989-11-14 American Telephone And Telegraph Company Manchester code receiver
US5023891A (en) * 1989-07-25 1991-06-11 Sf2 Corporation Method and circuit for decoding a Manchester code signal
US5675774A (en) * 1995-05-24 1997-10-07 International Business Machines Corporation Circuit element on a single ended interconnection for generating a logical output finish/clock signal when detecting a state change to logical "1 or 0".
US5754080A (en) * 1993-12-20 1998-05-19 At&T Global Information Solutions Company Single-edge triggered phase detector
US6269127B1 (en) * 1992-09-24 2001-07-31 Siemens Information And Communication Networks, Inc. Serial line synchronization method and apparatus
US20030099300A1 (en) * 2001-10-18 2003-05-29 Mark Anders Transition encoded dynamic bus circuit
US20040067764A1 (en) * 2002-10-02 2004-04-08 Pratt Richard M. Wireless communications devices, methods of processing a wireless communication signal, wireless communication synchronization methods and a radio frequency identification device communication method
US20050146357A1 (en) * 2003-12-24 2005-07-07 Anders Mark A. Encoder and decoder circuits for dynamic bus
US6987824B1 (en) * 2000-09-21 2006-01-17 International Business Machines Corporation Method and system for clock/data recovery for self-clocked high speed interconnects
US20060140034A1 (en) * 2004-12-29 2006-06-29 Hsu Steven K Transition-encoder sense amplifier
US20060279438A1 (en) * 2005-04-18 2006-12-14 Nec Electronics Corporation Optical coupled type isolation circuit
US20170047913A1 (en) * 2014-05-27 2017-02-16 Purdue Research Foundation Electronic comparison systems

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4260952A (en) * 1979-07-17 1981-04-07 Teletype Corporation Circuit for decoding a diphase signal
DE3237239C2 (en) * 1981-10-08 1989-05-11 Canon K.K., Tokio/Tokyo, Jp
JPH0550901B2 (en) * 1984-06-01 1993-07-30 Tokyo Shibaura Electric Co

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3659286A (en) * 1970-02-02 1972-04-25 Hughes Aircraft Co Data converting and clock pulse generating system
US3820031A (en) * 1973-07-25 1974-06-25 Us Navy Method and apparatus for decoding a manchester waveform

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3659286A (en) * 1970-02-02 1972-04-25 Hughes Aircraft Co Data converting and clock pulse generating system
US3820031A (en) * 1973-07-25 1974-06-25 Us Navy Method and apparatus for decoding a manchester waveform

Cited By (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4014002A (en) * 1976-04-05 1977-03-22 The United States Of America As Represented By The Secretary Of The Navy Data acquisition and transfer system
US4088832A (en) * 1976-10-12 1978-05-09 Motorola, Inc. Split phase code synchronizer and demodulator
US4325053A (en) * 1978-07-26 1982-04-13 Compagnie Industrielle Des Telecommunications Method and a circuit for decoding a C.M.I. encoded binary signal
US4222116A (en) * 1978-09-05 1980-09-09 Motorola, Inc. Digital logic for separating data and clock in Manchester-encoded data
US4218770A (en) * 1978-09-08 1980-08-19 Bell Telephone Laboratories, Incorporated Delay modulation data transmission system
US4191849A (en) * 1978-10-26 1980-03-04 Gte Automatic Electric Laboratories Incorporated Data synchronization circuit
US4229823A (en) * 1979-06-11 1980-10-21 Bell Telephone Laboratories, Incorporated Digital clock phase recovery circuits for data receiver
FR2463997A1 (en) * 1979-08-17 1981-02-27 Wandel & Goltermann A circuit for deriving a bit signal at a constant rate, from a digital signal
US4361895A (en) * 1980-07-28 1982-11-30 Ontel Corporation Manchester decoder
EP0059493A1 (en) * 1981-02-27 1982-09-08 BBC Aktiengesellschaft Brown, Boveri & Cie. Arrangement for decoding a biphase coded signal, as well as utilisation of the arrangement
EP0090019A4 (en) * 1981-09-28 1986-02-13 Ncr Corp Multiple source clock encoded communications error detection circuit.
EP0090019A1 (en) * 1981-09-28 1983-10-05 Ncr Co Multiple source clock encoded communications error detection circuit.
US4606053A (en) * 1982-08-19 1986-08-12 International Standard Electric Corporation Bi-phase decoder
US4603322A (en) * 1982-09-27 1986-07-29 Cubic Corporation High-speed sequential serial Manchester decoder
US4556868A (en) * 1982-12-10 1985-12-03 Siemens Aktiengesellschaft CMI Decoder
FR2544570A1 (en) * 1983-04-18 1984-10-19 Nippon Telegraph & Telephone signal reception apparatus burst
US4578799A (en) * 1983-10-05 1986-03-25 Codenoll Technology Corporation Method and apparatus for recovering data and clock information from a self-clocking data stream
EP0240157A2 (en) * 1986-03-03 1987-10-07 Seiko Instruments Inc. A single transmission line bidirectional optical communication system
EP0240157A3 (en) * 1986-03-03 1989-08-02 Seiko Instruments Inc. A single transmission line bidirectional optical communication system
US4881059A (en) * 1987-04-30 1989-11-14 American Telephone And Telegraph Company Manchester code receiver
US5023891A (en) * 1989-07-25 1991-06-11 Sf2 Corporation Method and circuit for decoding a Manchester code signal
US6269127B1 (en) * 1992-09-24 2001-07-31 Siemens Information And Communication Networks, Inc. Serial line synchronization method and apparatus
US6449315B2 (en) * 1992-09-24 2002-09-10 Siemens Information And Communication Networks, Inc. Serial line synchronization method and apparatus
US5754080A (en) * 1993-12-20 1998-05-19 At&T Global Information Solutions Company Single-edge triggered phase detector
US5675774A (en) * 1995-05-24 1997-10-07 International Business Machines Corporation Circuit element on a single ended interconnection for generating a logical output finish/clock signal when detecting a state change to logical "1 or 0".
US6987824B1 (en) * 2000-09-21 2006-01-17 International Business Machines Corporation Method and system for clock/data recovery for self-clocked high speed interconnects
US20030099300A1 (en) * 2001-10-18 2003-05-29 Mark Anders Transition encoded dynamic bus circuit
US7161992B2 (en) * 2001-10-18 2007-01-09 Intel Corporation Transition encoded dynamic bus circuit
WO2004032408A1 (en) * 2002-10-02 2004-04-15 Battelle Memorial Institute Wireless communications devices, methods of processing a wireless communication signal, wireless communication synchronization methods and a radio frequency identification device communication method
US8218703B2 (en) 2002-10-02 2012-07-10 Battelle Memorial Institute Methods of processing a wireless communication signal, wireless communication synchronization methods, and a radio frequency identification device communication method
US20040067764A1 (en) * 2002-10-02 2004-04-08 Pratt Richard M. Wireless communications devices, methods of processing a wireless communication signal, wireless communication synchronization methods and a radio frequency identification device communication method
US7760835B2 (en) 2002-10-02 2010-07-20 Battelle Memorial Institute Wireless communications devices, methods of processing a wireless communication signal, wireless communication synchronization methods and a radio frequency identification device communication method
US20050146357A1 (en) * 2003-12-24 2005-07-07 Anders Mark A. Encoder and decoder circuits for dynamic bus
US7154300B2 (en) 2003-12-24 2006-12-26 Intel Corporation Encoder and decoder circuits for dynamic bus
US20060140034A1 (en) * 2004-12-29 2006-06-29 Hsu Steven K Transition-encoder sense amplifier
US7272029B2 (en) 2004-12-29 2007-09-18 Intel Corporation Transition-encoder sense amplifier
US7369067B2 (en) * 2005-04-18 2008-05-06 Nec Electronics Corporation Optical coupled type isolation circuit
US20060279438A1 (en) * 2005-04-18 2006-12-14 Nec Electronics Corporation Optical coupled type isolation circuit
US20170047913A1 (en) * 2014-05-27 2017-02-16 Purdue Research Foundation Electronic comparison systems
US9813048B2 (en) * 2014-05-27 2017-11-07 Purdue Research Foundation Electronic comparison systems

Also Published As

Publication number Publication date Type
CA1066370A (en) 1979-11-13 grant
FR2303423A1 (en) 1976-10-01 application
DE2608879C3 (en) 1981-07-23 grant
FR2303423B1 (en) 1981-07-31 grant
JPS51112220A (en) 1976-10-04 application
DE2608879A1 (en) 1976-09-16 application
DE2608879B2 (en) 1980-09-11 application
GB1493555A (en) 1977-11-30 application
CA1066370A1 (en) grant

Similar Documents

Publication Publication Date Title
US3251051A (en) Serial binary transmitter of datamodulated reference potential crossing signals
US3596245A (en) Data link test method and apparatus
US6452927B1 (en) Method and apparatus for providing a serial interface between an asynchronous transfer mode (ATM) layer and a physical (PHY) layer
US5222081A (en) Method of performing an autobaud function using a state flow machine
US4551721A (en) Method for initializing a token-passing local-area network
US5408473A (en) Method and apparatus for transmission of communication signals over two parallel channels
US4009469A (en) Loop communications system with method and apparatus for switch to secondary loop
US6031847A (en) Method and system for deskewing parallel bus channels
US3510780A (en) Two-state communication devices having combined clock and information signals
US4939735A (en) Information handling system having serial channel to control unit link
US4027335A (en) DC free encoding for data transmission system
US4571735A (en) Method of multi-level encoding including synchronizing signals
US6008746A (en) Method and apparatus for decoding noisy, intermittent data, such as manchester encoded data or the like
US4439763A (en) Collision avoiding system and protocol for a multiple access digital communications system
US4964138A (en) Differential correlator for spread spectrum communication system
US4689740A (en) Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations
US3889236A (en) Interface system with two connecting lines
US5289474A (en) Communication network interface testing system
US4404675A (en) Frame detection and synchronization system for high speed digital transmission systems
US4382298A (en) Binary digit or bit restoration circuit
US4542502A (en) Reconfigurable collision avoiding system, station and protocol for a two path multiple access digital communications system
US4841551A (en) High speed data-clock synchronization processor
US3614639A (en) Fsk digital demodulator with majority decision filtering
US3309463A (en) System for locating the end of a sync period by using the sync pulse center as a reference
US5371766A (en) Clock extraction and data regeneration logic for multiple speed data communications systems