US3665324A - Trigger controlling method - Google Patents

Trigger controlling method Download PDF

Info

Publication number
US3665324A
US3665324A US45795A US3665324DA US3665324A US 3665324 A US3665324 A US 3665324A US 45795 A US45795 A US 45795A US 3665324D A US3665324D A US 3665324DA US 3665324 A US3665324 A US 3665324A
Authority
US
United States
Prior art keywords
circuit
signal
trigger
output signal
sampler
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US45795A
Other languages
English (en)
Inventor
Naohisa Nakaya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Iwatsu Electric Co Ltd
Original Assignee
Iwatsu Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Iwatsu Electric Co Ltd filed Critical Iwatsu Electric Co Ltd
Application granted granted Critical
Publication of US3665324A publication Critical patent/US3665324A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/02—Sample-and-hold arrangements
    • G11C27/024—Sample-and-hold arrangements using a capacitive memory element
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R13/00—Arrangements for displaying electric variables or waveforms
    • G01R13/20—Cathode-ray oscilloscopes
    • G01R13/22—Circuits therefor
    • G01R13/34—Circuits for representing a single waveform by sampling, e.g. for very high frequencies
    • G01R13/342—Circuits for representing a single waveform by sampling, e.g. for very high frequencies for displaying periodic H.F. signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals

Definitions

  • An improved trigger controlling method of the present invention uses a memory circuit for storing a signal which is propor- [52] US. Cl ..328/63, 307/269, 328/72, tional to h e t a ed aveform of a sampled observing 328/ 151 signal, and the differentiated waveform is controlled by the [51 Int. Cl.
  • the 58 FieldofSearch ..307/240, 269; 328/63, 72, 139, Proved method of the Present invention Provides a trigger 328/141, 15] signal which is obtained automatically and in a stable condition, an output pulse synchronized with an input observing [56] References Cited signal for all magnitudes of the input observing signal which is to be applied to a sampling device such as a sampling oscil- UNITED STATES PATENTS loscope.
  • the present invention relates to an improved trigger controlling method and, more particularly to an improved trigger controlling method for acquiring automatically and in a stable condition an output pulse synchronized with an input observing signal for all magnitudes of the input observing signal on a sampling device such as a sampling oscilloscope.
  • the triggering circuit when an external triggering signal synchronized with an observing input signal applied a sampling device is applied to a triggering circuit, the triggering circuit generates a sequence of pulses synchronized with the above-mentioned input signal.
  • the sequence of pulses thus generated which provides constant amplitude and constant width pulses having a frequency lower than a certain given value or the same frequency as the observing input signal is applied to a delay pulse generator.
  • the delay pulse generator generates, by using the above-mentioned sequence of pulses, a high speed sawtooth wave which determines a time-base axis and generates a sequence of delay pulses by comparing the high speed sawtooth wave with a similar signal as a signal scanning the horizontal axis of the cathode-ray tube.
  • the sequence of delay pulses thus obtained is applied to a sampling apparatus which generates a sampling pulse, samples the input observing signal and holds its sampled values for displaying the input signal on the cathode-ray tube via an amplifier.
  • the voltage applied to the trigger circuit or the current passing through the trigger circuit are manually or automatically controlled.
  • a principal object of the present invention is to provide an improved trigger controlling method which can overcome troublesome adjustments of the trigger circuitwhich adjustments are usually necessary with the conventional triggering methods.
  • Another object of the present invention is to provide an improved trigger controlling method which can carry out the stable triggering operation for a wide range of magnitudes of the input signal.
  • a further object of the present invention is to provide an improved trigger controlling method which is effectively applicable for various types of sequences of input signals to be converted into output pulses well synchronized with the input I signals.
  • FIG.1 is a circuit diagram of an embodiment of a circuit used in the present invention.
  • FIGS. 2A to 25 is an explanatory diagram for showing a sampled waveform of a sine wave obtained by the sampling device of FIG. 1,
  • FIG. 3 is an explanatory diagram of the principle adopted in the circuit shown in FIG. 1,
  • FIG. 4 isanother circuit diagram of another embodiment of a circuit used in the present invention.
  • FIGS. 5A and 5B is an explanatory diagram for showing a sampled waveform of a sine wave obtained by the sampling device of FIG. 4,
  • FIG. 6 isan explanatory diagram of the principle adopted in the circuit shown in FIG. 4.
  • the trigger controlling method of the present invention comprises a trigger circuit 1, a delay pulse generator 2, a horizontal scanning signal generator 3, a sampler 4, a cathode-ray tube 5, an automatic trigger controlling circuit 6, a blanking signal source 11 and an automatic amplitude controlling circuit 7.
  • An input signal to be observed 10 is applied to the sampler 4, a differentiated output of the sampler 4 is applied to the trigger circuit 1 via the automatic amplitude controlling circuit 7 and the automatic trigger controlling circuit 6.
  • a trigger signal 9 is also applied to the trigger circuit 1.
  • the output of the trigger circuit 1 is applied to the delay pulse generator 2 and the output of the delay pulse generator 2, that is, the delay pulse is applied to the horizontal scanning signal generator 3 and the sampler 4.
  • An output of the horizontal scanning signal generator 3 is applied to the delay pulse generator 2 and to the horizontal axis of the cathode-ray tube 5.
  • An output of the sampler 4 is applied to the vertical axis of the cathode-ray tube 5.
  • the horizontal scanning signal generator 3 and the automatic trigger controlling circuit 6 are, for example, provided for a staircase wave generator.
  • the automatic amplitude controlling circuit 7, as illustrated in FIG. 1, provides a memory circuit, and has the differentiated output of the sampler 4 applied to a base of a transistor 12 and to a base of a transistor 33.
  • the transistor 12 is provided with an emitter follower connection, and a collector of the transistor 12 is connected to a positive source potential 35, while the emitter of the transistor 12 is connected to a negative source potential 36 via a resistor 13 and to a ground via a variable resistor 14.
  • a sliding contact point of the resistor 14 is connected via a capacitor 17 to a base of a transistor 18 whose emitter is grounded.
  • a collector of the transistor 18 is connected to a positive source potential 35 via a resistor 16 and to the base of the transistor 18 via a resistor 15.
  • the collector of the transistor 18 is also connected via a diode 19 to a capacitor 20 which is provided as a memory capacitor and which has its other terminal grounded.
  • a memory circuit is composed ofthe diode 19, the capacitor 20, a reset switch 21, a field effect transistor 22 and a resistor 23.
  • a connection point of thediode 19 and the capacitor 20 is connected to a gate of the field effect transistor 22 and to one terminal of the reset switch 21 whose other terminal is grounded.
  • the reset switch can be operated manually, mechanically or electronically.
  • a drain of the field effect transistor 22 is connected to the positive source potential 35, and a source electrode of the field effect transistor 22 is connected to the negative source potential 36 via a resistor 23.
  • the source output of the field effect transistor 22 is connected to a base of a transistor 24 which is provided as a polarity converter.
  • a collector of the transistor 24 is connected to the negative source potential 36 via a resistor 26, and an emitter of the transistor 24 is connected to the positive source potential 35 via a resistor 25.
  • the collector of the transistor 24 is also connected to an emitter of a transistor 29 via a resistor 27, and to a cathode of a diode 31 whose anode is grounded.
  • the transistor 29 is provided for shifting a DC level, and has its collector connected to a positive source potential 35; its emitter connected to the negative source potential 36 via its resistor 28; and a base connected to a slider of a variable resistor 30 whose end terminals are connected, respectively, to the positive source potential 35 and the negative source potential 36.
  • a collector of the transistor 33 is connected to a positive source potential 35 via a resistor 32 and to a connection point of the collector of the transistor 24 and the cathode of the diode 31 via a capacitor 34. An emitter of the transistor 33 is grounded.
  • a blanking signal source 11 which is connected to the base of the transistor 18 is provided for scanning only in a predetermined direction and blanking a signal during a period of scanning in a reversed direction.
  • a signal of a hold off circuit of a staircase wave generator in the horizontal scanning signal generator 3 is used for a blanking signal of the blanking signal generator 1 1.
  • FIGS. 2A to 2B the explanation of the principle of the circuit shown in FIG. 1 will be given below.
  • a sinusoidal signal as shown in FIG. 2A
  • the output of the sampler becomes a sinusoidal waveform having a staircase form as shown in FIG. 2B.
  • the amplitude of the differential output becomes small as shown in FIG. 2C.
  • the output of the sampler 4 becomes a waveform as shown in FIG. 2D. Therefore, the differentiated output of the sampler has a large magnitude of an amplitude as shown in FIG. 2E.
  • FIG. 3 is an explanatory diagram showing a relation between the difi'erentiated output IYI of the sampler 4 and the output X of the automatic trigger controlling circuit 6.
  • the output X of the automatic trigger controlling circuit is displaced to the synchronized point X therefore, the value of the differentiated output IY I of the sampler 4 becomes its minimum value [Y I.
  • the synchronized condition is maintained in the minimum value I Y I of the differentiated output of the sampler 4.
  • the differentiated output waveform of the sampler 4 has a large amplitude shown in FIG. 2E.
  • This differentiated waveform of the sampler 4 is applied as a signal I Y I to the automatic controlling circuit 6 via the transistor 33 and the capacitor 34, and thereby changes an output X of the automatic trigger controlling circuit 6.
  • the output of the sampler 4 is applied to the transistor 12 provided for the emitter follower and amplified by the transistor 18.
  • a minimum value of I Y I is proportional to an input signal and accordingly the output of the transistor 18 is proportional to an input signal.
  • the output of the transistor 18 is stored into the capacitor 20 via a diode 19.
  • Field effect transistor 22 is used for maintaining this stored value in the capacitor 20 for a long time.
  • the stored DC signal in the capacitor 20 is applied as an amplitude limiting current 37 to the diode 31 via the transistor 24, thereby always maintaining a value I Y' I applied to the controlling circuit at a constant value, for example, I Y I.
  • I Y' I applied to the controlling circuit at a constant value, for example, I Y I.
  • the signal I Y'I applied to the automatic trigger controlling circuit becomes IY I
  • the automatic trigger circuit 6 ceases its operation and the value of X becomes X,,.
  • the signal I Y is also applied to the transistor 12 and a larger value of the signal is stored in the capacitor 20. Accordingly, the signal 37 also becomes a larger current and is applied to the diode 31, thereby controlling the amplitude of I Y, I.
  • FIG. 4 shows another embodiment of the present invention.
  • FIG. 4 is similar to FIG. 1 except for the construction of the automatic synchronizing amplitude control circuit 41. Further in FIG. 1, for convenience of explanation, a sample hold cir cuit 42 and an amplifier 43 of FIG. 4 are included in the sampler.
  • the difi'erential output of the sampler 4 is connected to a base of a transistor 51 whose collector is connected through a resistor 78 to a positive source potential 76.
  • An emitter of the transistor 51 is connected through a resistor 53 to a negative source potential 77 and through a capacitor 54 to ground.
  • the collector of the transistor 51 is connected through a capacitor 55 to a series circuit composed of a resistor 56 and a diode 57 whose cathode is grounded.
  • a connection point of the capacitor 55 and the series circuit is connected through a capacitor 58 to a cathode of a diode 59 that is provided for an amplitude control diode.
  • an output of the sample hold circuit 42 is connected to a base of an NPN transistor 62 whose collector is connected to a positive source potential 76.
  • An emitter of the transistor 62 is connected through a resistor 63 to a negative potential 77.
  • An emitter follower output of the transistor 62 is connected to a cathode of a diode 64 and an anode of a diode 65.
  • An anode of the diode 64 and a cathode of the diode 65 are respectively connected to a capacitor 66 and a capacitor 67, and to a base of a transistor 69 and a base of a transistor 71.
  • Other terminals of capacitors 66 and 67 are grounded.
  • a resistor 68 is connected between the bases of transistors 69 and 71.
  • NPN transistors 69, 70 and 71, 72 are provided in a Darlington configuration having a high impedance input circuit, and a field effect transistor can be used instead.
  • Emitters of the transistors 70 and 72 are connected, respectively, through resistors 73 and 74 to a negative source potential 77.
  • the emitter of the transistor 70 is connected through a resistor 75 to a cathode of the diode 59, and the emitter of the transistor 72 is connected to an anode of the diode 59.
  • a connection point of the anode of the diode 59 and the emitter of the transistor 72 is connected alternatingly through a capacitor 60 to ground.
  • An output of the automatic amplitude control circuit 41 is connected to the automatic trigger controlling circuit via a capacitor 61.
  • a differential output waveform shown in FIG. 2E of the sampler is applied to the diode 59 via the transistor 51.
  • an output signal shown in FIG. 2D of the sample hold circuit 42 is applied through the emitter follower transistor 62 to the cathode of the diode 64 and the anode of the diode 65.
  • the capacitors 66 and 67 are provided as an integrator constituting the storing elements. Output signals stored in the capacitors 66 and 67 are varied respectively with the time constant 1 determined by the resistor 68 and the capacitors 66 and 67.
  • the negative stored level 45 varies toward the positive stored level 46 and the positive stored level 46 varies toward the negative stored level 45 as shown in FIGS. 5A and 5B.
  • the difference between the level 45 and 46 is maintained at-the zero level in the condition where no observing signal exists.
  • the output voltage V is a random staircase wave
  • the difierence between the levels 45 and 46 becomes irregular and the mean difference voltage becomes smaller than the maximum value of the observing signal.
  • This difference voltage is applied to a diode 59 via transistors 69, 70 and 71, 72 and a resistor'75.
  • the amplitude of the differential output applied to the diode 59 is controlled bythe above-mentioned difference voltage and is applied to the automatic trigger controlling circuit 6 via a capacitor 61, as Y I or Y I larger than Y I as shown in FIG. 6.
  • the output X of the automatic trigger controlling circuit 6 varies in accordance with the value I Y I.
  • the value I Y I attains its minimum value in the value X
  • the output signal V becomes a regularly sampled staircase waveform larger than the randomly sampled output signal as shown in FIG. 58.
  • Y I becomes Y Iin the state of
  • the time constant 1' which determines the voltage differences 45 and 46 is selected in such a manner that the value Y I doesnt exceed the value I Y I in the synchronizing condition even in the minimum voltage difference between the voltages 45 and 46.
  • the voltage difference between 45 and 46 shown in FIG. also decreases and the differential output applied to the automatic trigger controlling circuit 6 increases and becomes I Y I.
  • the output signal V increases and I Y I' becomes its minimum value I Y I or a value nearly equal to l Y I.
  • the response of the automatic trigger controlling circuit 6 ceases and the synchronizing condition is maintained.
  • the resistor 56 and the diode 57 are added in such a manner that the differentiating output applied to the diode 59 is a proportional relation with an amplitude of the observing signal.
  • the value I Y I has a valuel Y I or a value nearly equal to Y
  • the differential output I Y decreases and the value [Y I becomes IY I or a value nearly equal to I Y I.
  • PNP transistors can be used with some consideration to the polarity of the potential source. lf necessary, the amplifiers or emitter follower circuits can be effectively used. Further, negative polarity signals are used as the differential outputs of the automatic triggering circuit. However, positive polarity signals can be used by reversing the polarity of the diodes 57, 59, 64 and 65. The amplifier can be deleted in the case where the differential output I Y I has asufficiently large value.
  • the synchronizing condition can be obtained automatically and over a wide range, independent of the variation of the amplitude of the observing signal.
  • An improved method for controlling a trigger signal for a sampling device including a sampler circuit for sampling-and holding an input signal, and a trigger circuit for said sampler circuit, wherein the sampler circuit provides an output signal to be displayed, comprising the steps of differentiating the output signal of the sampler circuit to provide a differentiated output signal, producing a DC signal proportional to the differentiated output signal, storing the DC signal, modifying the amplitude of the differentiated output signal in response to variations in amplitude of the DC signal, applying the modified differentiated output signal to the trigger circuit for producing a trigger signal, and applying the trigger signal to the sampler circuit.
  • An improved method for controlling a trigger signal for a sampling device including a sampler circuit for sampling and holding an input signal, and a trigger circuit for said sampler circuit, wherein the sampler circuit provides an output signal to be displayed, comprising the steps of applying the output signal of the sampler circuit to a capacitive memory circuit, charging the capacitive memory circuit to a voltage level proportional to a maximum amplitude of the sampler circuit output signal, differentiating the output of the sampler circuit to produce a differentiated output signal, modifying the amplitude of the differentiated output signal in response to the voltage level of the memory circuit, discharging the capacitive memory circuit over a predetermined period, applying the modified differentiated output signal to the trigger circuit for producing a trigger signal, and applying the trigger signal to the sampler circuit.
  • An improved trigger controlling system for a sampling apparatus comprising a sampler circuit for sampling and holding an input signal to be observed and for producing an output signal to be displayed, a differential circuit for differentiating the output of said sampler circuit to produce a differentiated output signal, a trigger circuit having an output connected to the sampler circuit, automatic trigger controlling circuit means having an output connected to said trigger circuit for controlling an output signal of said trigger circuit, automatic amplitude controlling circuit means connected between said differential circuit and said automatic trigger controlling circuit, said automatic amplitude controlling circuit means including a memory circuit means for storing a DC signal proportional to said differentiated output signal of said differential circuit, and an amplitude controlling diode means for modifying said differentiated output signal in response to said DC signal, and means connecting said modified differentiated output signal to said trigger controlling circuit means thereby automatically and in a stable manner obtaining a synchronized condition.
  • An improved trigger controlling system for a sampling apparatus comprising sampler circuit means for sampling and holding an input signal and for producing a sampled output signal; amplitude controlling means including a differentiating circuit having an input connected to said sampler circuit means for producing a differentiated signal at an output thereof, capacitive memory circuit means including capacitor means and having an input connected to said sampler circuit means for charging said capacitor means to a voltage level proportional to a maximum amplitude of the sampler circuit means output signal, means for modifying said differentiated signal in response to said charged voltage level of said capacitor means to produce a modified differentiated signal, and discharging means connected to said capacitor means for discharging said charged voltage level over a predetermined time-constant period; a trigger generating circuit having an output connected to said sampler circuit means; and automatic trigger controlling means having an input connected connected to receive said modified difi'erentiated signal, and an output connected to said trigger generating circuit, whereby said sampler circuit means is automatically and stably synchronized.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Electronic Switches (AREA)
  • Processing Of Color Television Signals (AREA)
US45795A 1969-07-10 1970-06-12 Trigger controlling method Expired - Lifetime US3665324A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP44054079A JPS4943224B1 (enrdf_load_stackoverflow) 1969-07-10 1969-07-10

Publications (1)

Publication Number Publication Date
US3665324A true US3665324A (en) 1972-05-23

Family

ID=12960591

Family Applications (1)

Application Number Title Priority Date Filing Date
US45795A Expired - Lifetime US3665324A (en) 1969-07-10 1970-06-12 Trigger controlling method

Country Status (5)

Country Link
US (1) US3665324A (enrdf_load_stackoverflow)
JP (1) JPS4943224B1 (enrdf_load_stackoverflow)
DE (1) DE2034397C3 (enrdf_load_stackoverflow)
GB (1) GB1318934A (enrdf_load_stackoverflow)
NL (1) NL7010276A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3740445A1 (de) * 1987-11-28 1989-06-08 Heidenhain Gmbh Dr Johannes Verfahren zur fehlererkennung bei positionsmesssystemen

Also Published As

Publication number Publication date
DE2034397A1 (de) 1971-02-18
NL7010276A (enrdf_load_stackoverflow) 1971-01-12
GB1318934A (en) 1973-05-31
DE2034397C3 (de) 1974-04-11
JPS4943224B1 (enrdf_load_stackoverflow) 1974-11-20
DE2034397B2 (de) 1973-08-30

Similar Documents

Publication Publication Date Title
US2350069A (en) Oscillograph sweep circuit
US3011129A (en) Plural series gate sampling circuit using positive feedback
US3985954A (en) DC level control circuit
US2562188A (en) Time base generator
US4647862A (en) Trigger holdoff system for a digital oscilloscope
US4284906A (en) Constant amplitude variable frequency synchronized linear ramp generator
US2430154A (en) Oscillograph timing circuit
US3665324A (en) Trigger controlling method
US3312894A (en) System for measuring a characteristic of an electrical pulse
GB1492100A (en) Delayed sweep system for an oscilloscope
US3659115A (en) Linear sweep circuit
US4370619A (en) Phase comparison circuit arrangement
US3439218A (en) Control circuit for causing movement of a cathode ray tube display
US2897453A (en) Sawtooth waveform generators
US3564289A (en) Electrical sampling arrangement
US2562913A (en) Low-frequency pulse rate indicator
US2923837A (en) Sweep circuit
US3383548A (en) Sampling oscilloscope in which the vertical deflection signal is derived from pulse width modulated constant current pulses
US3524993A (en) Triggering method and apparatus wherein the triggering period is determined
US3742372A (en) Automatic synchronizing system with repetitive search and rapid acquisition
US4954784A (en) Phase adjustment circuit
US3636371A (en) Saw-tooth voltage wave generator including ramp voltage source controlled by dual stable state tunnel-diode switchable periodically by a gating circuit
US3735038A (en) Means for superimposing a marker signal onto a composite video signal
US3242434A (en) Trigger sweep circuit of a cathode-ray oscilloscope
US2900502A (en) Sawtooth voltage generator