US3582753A - Buffer circuit for decoupling system interference - Google Patents

Buffer circuit for decoupling system interference Download PDF

Info

Publication number
US3582753A
US3582753A US794702*A US3582753DA US3582753A US 3582753 A US3582753 A US 3582753A US 3582753D A US3582753D A US 3582753DA US 3582753 A US3582753 A US 3582753A
Authority
US
United States
Prior art keywords
circuit means
input
circuit
output
faraday cage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US794702*A
Other languages
English (en)
Inventor
Jean C Lejon
Michel L Herjean
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Controle Bailey SA
Original Assignee
Controle Bailey SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Controle Bailey SA filed Critical Controle Bailey SA
Application granted granted Critical
Publication of US3582753A publication Critical patent/US3582753A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/048—Monitoring; Safety
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/24—Pc safety
    • G05B2219/24131—Noise rejection, shielding board, bus, lines

Definitions

  • ABSTRACT A transistorized input-output buffer magnetically coupled through a wall of a Faraday cage to isolate [54] BUFFER CIRCUIT FOR DECOUPUNG SYSTEM system components from field interference.
  • the input buffer INTERFERENCE includes an oscillator circuit responsive to actuation of a rocess detector, a transformer having a primary winding congclmmssnrawmg nected to the oscillator output and a demodulator circuit [52] [1.8.
  • CI 321/2, i i the cage having an input connected to the transformer 321/8, 336/84 secondary winding and an output connected to a digital [51] Int. Cl 02m 3/22 processeh
  • the output f the processor is connected to the [50] Field of Search 321/2, 8; output g whieh includes an oscillator circuit within the 336/84 cage, a transformer having a primary winding connected to 56 R f Ced the oscillator output, and an amplifier connected to the trans- 1 e erences l former secondary winding for energizing actuators to control UNITED STATES PATENTS the process.
  • the cores of the transformers for the input and 2,476,931 7/1949 Tubbs 321/8 output buffer circuits are positioned in an airgap formed in the 2,682,018 6/1954 Phillips.. 336/84X wall of the Faraday cage in order to isolate the system com- 2,904,762 9/ 1959 Schulz 336/84 ponents from electrostatic and electromagnetic interference.
  • a transistorized input buffer circuit including an oscillator, a coupling transformer and a demodulator is connected on the oscillator-input side to a process detector and on the demodulator-input side to a process computer.
  • the command signals from the logic process computer and connected to a transistorized output buffer circuit including an oscillator, a coupling transformer and either an AC or DC amplifier. The respective amplified signals are used to energize process control actuators.
  • the oscillator of the input buffer circuit and the amplifier of the output buffer circuit are mounted outside a Faraday cage and the demodulator of the input buffer circuit and the oscillator of the output buffer circuit are mounted inside the Faraday cage to provide isolation from electrostatic and electromagnetic interference.
  • the principal object of the invention is to provide a static interface between the field components and the system components of an automatic process control system to isolate the system components from electrostatic and electromagnetic interference.
  • Another important object of the invention is to provide a modified Faraday cage for decoupling transistorized input and output buffer circuits.
  • FIG. 1 is a side elevational view illustrating an enclosure forming a Faraday cage for isolating system components from field components through a decoupling unit mounted on the cage wall.
  • FIG. 2 is a schematic illustration relating process detectors through input buffers, into a processor, then through output buffers to process actuators.
  • FIG. 3a is an enlarged perspective view of a decoupling unit shown in FIG. 1.
  • FIG. 3b is an enlarged perspective view of a mounting member used in the decoupling unit for the buffer circuits.
  • FIG. 4 is a schematic illustration of an embodiment of an input buffer circuit.
  • FIG. 5 is a schematic illustration of an embodiment of an output buffer circuit having an AC amplifier.
  • FIG. 6 is a partial schematic illustration of the embodiment of FIG. 5 having a DC amplifier.
  • FIG. 7 illustrates how the logic process circuits may be mounted to the enclosure.
  • FIG. 1 shows an enclosure 100 including a Faraday cage defining a low-power compartment 104, one wall thereof forming a static buffer shield 103 to a high-power compartment 105 and also serving as a mounting support for a decoupling unit 4 (as shown enlarged in FIGS. 3a and 3b).
  • the mounting unit 4 includes a meal plate 408 to which is mounted a mounting member 405 for low-power input or output buffer circuits 110, 111, the mounting plate 408 also serving to mount mounting member 406 for high-power input or output buffer circuits 112, 113.
  • the static buffer shield 103 is provided with a plurality of apertures 106. Circuit 112 is magnetically coupled to circuit 110, and circuit 113 is magnetically coupled to circuit 111 through one of the apertures 106. A more detailed description of the decoupling unit 4 will be given hereinafter.
  • a frame 116 located within the low-power compartment 104, serves as a mounting support for mounting boards 115, which may be of printed circuit design, and on which are mounted logic process circuits 114.
  • An access door 101 is pro vided to the low-power compartment 104, and may also serve as. one wall of the Faraday cage. All of the walls of the low- :power compartment 104, including the access door 101, are
  • An access door 102 is also provided to the highpower compartment 105 in order to gain access to the components located in this compartment.
  • the static buffer shield 103 shown in FIG. 1 is provided with a plurality of apertures 106 which are rectangular in shape, and it should be understood that the apertures 106, located below the decoupling unit 4, may have decoupling units similar to decoupling unit 4 covering them. If the particular system does not require additional decoupling units like 4 to cover all of the apertures 106, then it is to be understood that the excess apertures 106 are to be covered with metal plates in order to preserve the continuity of the Faraday cage.
  • the apertures 106 if reduced in size, would eliminate the requirement for mounting plate 408, and mounting members 405, 406 could be mounted directly to shield 103.
  • the low-power buffer circuits 110, 111 are either low-power input buffer circuits or low-power output buffer circuits, but may not be both input and output buffer circuits located on the same decoupling plate 408.
  • the circuits 112, 113 are either high-power input buffer circuits or high-power output buffer circuits, but may not be both input and output buffer circuits located on the same decoupling plate 408.
  • An input buffer circuit includes a field-input oscillator 2,, located in the high-power compartment 105, a system-input demodulator 3,, located in the low-power compartment 104, and an input ring core 4, passing through the static buffer shield 103 to provide magnetic coupling between the fieldinput oscillator 2, and the system-input demodulator 3,.
  • a plurality of field-input oscillators 2,2,, located in the high-power compartment 105 are connected by input-ring cores 4,4,, to a plurality of system-input demodulators 3,- --3,,, respectively, in the low-power compartment.
  • An output buffer circuit comprises a system-output oscillator 5,, located in the low-power compartment 104, a field-output amplifier 6,, located in the high-power compartment 105, and an output-ring core 7, for magnetically coupling the system-output oscillator 5, to the field-output amplifier 6, through the static buffer shield 103.
  • a plurality of system-output oscillators 5,5, are located in the low-power compartment 104 and are magnetically coupled through output-ring cores 7,7,, to a plurality of field-output amplifiers 6,6,,, respectively, located in the high-power compartment 105.
  • FIG. 2 further illustrates that a plurality of process detectors 8,-8, are commonly connected to a detector supply 11 which provides the DC power for energizing the respective fieldinput oscillators 2,--2 through input lines 118,-1l8,,.
  • a processor 10, including the logic process circuits 114 is connected to the system-input demodulators 3,3,,, and the out puts of the processor 10 are connected to the system-output oscillators 5,5,,.
  • the field-output amplifiers 6,6,, which are either DC or AC amplifiers, are connected to control actuators 9,-9,, through field-output lines ll9,1l9,,.
  • the control actuators 9,-9, are commonly connected to an actuator supply 12, which is shown as a DC power source but would be replaced by an AC power source when the amplifiers 6,6,, are AC amplifiers, to provide the power for the control actuators.
  • detector supply 11 provides DC power through input line 118, to the field-input oscillator 2,.
  • the oscillator 2 is triggered into oscillation, and the oscillations are magnetically coupled through the ring core 4, into the system-input demodulator 3, which converts the oscillations into a DC signal which is connected to the input of processor 10.
  • the processor produces a DC command signal based on the input information, and this command signal is connected to the output oscillator 51.
  • the output oscillator 5 is triggered into oscillations, and these oscillations are magnetically coupled through the output ring core 7, into the field-output amplifier 6,.
  • the field-outut amplifier 6, (using the embodiment shown in FlG.
  • control actuator 9 converts the oscillations to an amplified DC voltage which is connected to control actuator 9, through the field-output line 119, and energizes control actuator 9, which takes the form of a relay coil.
  • the actuator supply 12 supplies power to the load as shown in FIG. 6.
  • FIG. 5 An alternative embodiment for the output buffer circuit is shown in FIG. 5 wherein an AC amplifier replaces the DC amplifier in order to provide an amplified AC voltage to control actuators 9,9,, respectively.
  • actuator supply 12 shown in FIG. 2 as a battery, is replaced with an AC actuator supply for this mode of operation.
  • FIG. 3a shows an enlarged partial perspective view of the decoupling unit 4 shown in FIG. 1.
  • the decoupling unit 4 includes a metal decoupling plate 408 which substantially covers the rectangular aperture 106 in the static buffer shield 103 partially shown in phantom.
  • the decoupling plate 408 has a pair of tongue elements, each element being formed by a pair of spaced notches transverse to the longitudinal axis of the decoupling plate 408.
  • One of the tongue elements 409 is exposed to view in the lower portion of FIG. 3a, and the other tongue element is hidden from view by a mounting member 405 in the upper portion of FIG. 3a.
  • a transformer ring core 40 is mated with the tongue element 409 so that its axis is coincident with the axis of the tongue element 409 with a portion of the transformer 40 being disposed on each side of the decoupling plate 408.
  • Mounting members 405, 406, as shown in FlG. 3b, are fastened to each side of the decoupling plate 408.
  • the mounting members 405, 406 each have a pair of apertures 407 which receive the portion of each transformer 40 projecting from the respective side of the decoupling plate 408.
  • the mounting members 405, 406 are used to mount the decoupling circuit boards 401, 402 respectively, each having terminals 403, to the decoupling plate 408.
  • Aligned screw holes 411 are provided in the decoupling circuit boards 401, 402, in the mounting members 405, 406 and in the decoupling plate 408 for the purpose of fastening these elements tog-ether.
  • Attachment holes 410 in the decoupling plate 408 are aligned with holes in the static buffer shield 103, shown in phantom, in order to mount the decoupling unit 4.
  • Another embodiment of the decoupling unit provides tongue elements like 409 directly in the static buffer shield 103 instead of apertures 106, and the mounting members 405, 406 are fastened directly to shield 103.
  • the circuit board 110 has a plurality of connectors extending toward the decoupling circuit board 401 which electrically connect with a plurality of connectors 404 projecting toward the circuit board connectors 201.
  • a similar connector arrangement is provided for circuit boards 111, 112 and 113. The inputs and outputs to each circuit board are thus connected through the connectors 201 and 404 and terminate in the terminals 403 to which outside connections are made.
  • the circuit boards 110 and 112, however, are magnetically coupled through a transformer 40 as is also true for circuit boards 111 and 113 as well as the other low-power to high-power or high-power to low-power circuit boards in the system.
  • Primary windings of transformer 40 are wound on the ring core of the transformer on one side of the metal decoupling plate 408, and the secondary windings are wound on the ring core on the other side of the decoupling plate 408.
  • the relative size of the decoupling plate 408, with respect to aperture in the static buffer shield 103, is such as to cover the aperture between the lowpower compartment 104 and the high-power compartment with the exception of the remaining air space in the region of the tongue elements 409.
  • the length of each tongue element 409 is slightly shorter than the length of each notch associated with it in order to prevent the end of the tongue element from touching the static buffer shield 103.
  • an input buffer circuit is schematically illustrated and includes an oscillator circuit 2 which is transfonner coupled to a demodulator circuit 3 through a decoupling unit 4.
  • the oscillator circuit 2 is disposed in the high-power compartment 105 of the static buffer shield 103 and the demodulator circuit 3 is disposed in the low-power compartment 104.
  • the input to the oscillator circuit 2 is connected across the field-input terminal 118 and ground terminal 120.
  • the oscillator circuit 2 includes a voltage dropping resistor 208 connected in series with the input terminal 118 and is also connected to a Zener diode 209, which has its anode terminal connected to ground 120.
  • An electrolytic capacitor 210 is connected in parallel with the Zener diode 209, and a delay circuit, including a biasing resistor 21] in copies with an electrolytic capacitor 212, is connected substantially in parallel with the capacitor 210.
  • An N-P-N transistor 204 having a base, b, an emitter, e, and a collector, c, has its base connected between the resistor 211 and capacitor 212.
  • the emitter of transistor 204 is connected to ground through an automatic biasing circuit including a resistor 206 in parallel with a capacitor 207.
  • the collector-emitter junction of transistor 204 is connected in series with a primary winding 41 of transformer 40 to the resistor 208.
  • a capacitor 205 is connected across the collector-emitter junction of transistor 204 for eliminating high frequency oscillations
  • the demodulating circuit 3 includes a secondary winding 42 of transformer 40 connected across a diode-type voltage doubler having a diode 301 connected in series with the secondary winding 42 and a capacitor 303 connected in series with diode 301; a reverse-poled diode 302 is connected in series with the secondary winding 42 of transformer 40 and also in series with capacitor 304.
  • a summing capacitor 305 is connected in parallel across capacitors 303 and 304.
  • One terminal of capacitor 305 is connected through diode 306, and the other terminal of capacitor 305 is connected to the negative terminal 318 of a DC voltage source.
  • An N-P-N transistor 309 has its base terminal connected to the cathode of diode 306 and its emitter terminal connected to terminal 318.
  • a resistor 307 in parallel with a capacitor 308, is connected between the base and emitter terminals of transistor 309.
  • the collectoremitter junction of transistor 309 is connected in series with resistor 310 to terminal 315 which is the positive terminal of the voltage source having a negative terminal 318.
  • Terminal 315 is also connected to resistor 312 which is connected to diode 311 which has its cathode connected to the collector terminal of transistor 309.
  • the anode of diode 311 is connected to the anodes of diodes 313, 314 which have their cathodes connected to response terminal 317 and readout terminal 316 respectively.
  • a decoupling unit 4 like that shown in FIGS. 3a and 3b, is provided between the oscillator circuit 2 and the demodulator circuit 3 for isolation from interference.
  • the demodulator circuit 3 is mounted inside of the Faraday cage as previously described.
  • the operation of the input buffer circuit illustrated in FIG. 4 is essentially the following series of events.
  • a DC input voltage of at least 15 milijoules of power is applied across terminals 118-120 of the oscillator circuit 2.
  • the dropping resistor 208 establishes a voltage level for Zener diode 209.
  • Capacitor 210 charges through resistor 208, and taken together, these elements form a delay circuit for delaying the control voltage on the base of transistor 204.
  • the combination of resistor 211 and capacitor 212 also introduces a delay into the control voltage to the base of transistor 204, and these two delay circuits are adjusted to give a total time delay of about 25 milliseconds.
  • the collector-emitter junction of transistor 204 is forward biased, and this causes an oscillating current to How in the primary winding 41 for transformer 40.
  • the frequency of oscillations may be varied by adjusting the value of resistor 211 relative to the value of resistor 206.
  • the AC oscillations in the primary winding 41 are magnetically coupled to the secondary winding 42 through the transformer 40.
  • diode 301 is forward biased, and capacitor 303 is charged.
  • the diode 302 becomes forward biased and charges capacitor 304, the series aiding connection of the capacitors 303 and 304 adding their voltages across capacitor 305.
  • Diode 306 becomes forward biased and introduces a control voltage to the base of transistor 309.
  • Resistor 307 and capacitor 308 provide the base-emitter bias for transistor 309.
  • the collector-emitter junction of transistor 309 is nonconductive until the base of transistor 309 is positive with respect to the emitter.
  • transistor 309 was off, and the-collector-emitter junction of transistor 309 wasan open circuit.
  • Diodes 313 and 314 were, at that time, forward biased into conduction from the application of positive voltage from terminal 315 through resistor 312.
  • the collector-emitter junction of transistor 309 became essentially a short circuit thereby causing the collector-emitter junction to become forward biased through resistors 310 and 312.
  • the anodes of diodes 313, 314 are, therefore, no longer forward biased when transistor 309 becomes saturated.
  • the outputs of the response terminal 317 and readout terminal 316 are, therefore, zero.
  • the changed state of the response terminal 317 and readout terminal 316 supply information to the processor (shown in FIG. 2).
  • an output buffer circuit is schematically illustrated and includes an oscillator circuit 5 magnetically coupled through transformer 70 to an AC amplifier circuit 6.
  • a decoupling unit 7 is provided and includes the static buffer shield 103 through which the ring core of transformer 70 is projected.
  • the input terminals to the oscillator circuit 5 includes a triggering portion for the oscillator which is associated with terminals 502 and 503, and an oscillator- ;blocking portion associated with terminals 503 and 504.
  • the oscillator-triggering portion of the circuit 5 includes an AND gate circuit with diode 506 connected in series with the triggering terminal 502, a similarly poled diode 507 connected in series with the write-in terminal 503 and a voltage-dropping resistor 508 connected to the cathodes of diodes 506, 507.
  • 'N-P-N triggering transistor 510 having a base, b, an emitter, e,
  • a biasing resistor 509 is connected between the base and emitter terminals of the triggering transistor 510.
  • Aresistor 511 is connected between the positive DC input terminal 501 and the collector of transistor 510.
  • a second resistor 512 connected between the cathode and emitter terminals of transistor 510, forms a voltage divider with resistor 511.
  • a diode 515 is also connected to the collector terminal of trig gering transistor 510 and forms a series circuit with a primary winding 71 of transformer 70 and the collector-emitter junction of N-P-N oscillator-blocking transistor 534 when this junction is conductive.
  • An N-P-N oscillator transistor 516 has its base connected directly to the collector of blocking transistor 534.
  • the oscillator transistor 516 is emitter biased by a capacitor 517 in parallel with a resistor 518 connected to ground.
  • a filter capacitor 520 is connected between the cathode of diode 515 and the emitter of transistor 516.
  • a filter capacitor 519 is connected between the cathode of diode 515 and ground, and a filter capacitor 51 is connected between the anode of diode 515 and ground.
  • Oscillator elements including a capacitor 521 and primary winding 72 of transformer 70, are connected in the collectoremitter circuit of oscillator transistor 516.
  • the capacitor 521 and inductive winding 72 are connected in parallel between the collector of transistor 516 and a filter inductor 513 which is connected to the positive DC input terminal 501.
  • the filter circuit for the oscillator elements includes inductor 513 and a capacitor 514 which is connected from the output of inductor 513 to ground.
  • a third primary winding 73 of transformer 70 is connected in series with a diode rectifier 522 across a filter capacitor 523 which is in parallel with resistor 524.
  • the rectifier input voltage at the cathode of diode 522 is connected in a feedback circuit including a resistor 525 in series with a diode 526 to the cathode of-diode 515 and into the base of transistor 516 for producing continued oscillations.
  • diode 528 connected in series with the blocking-input terminal 504, a like poled diode 527 connected in series with the write-in terminal 503 and a voltage-dropping resistor 529 connected to the common cathode terminals of diodes 527 and 528.
  • An N- P-N blocking transistor 530 has its base connected to resistor 529, and also has a resistor 531 connected between the base and emitter, the emitter being connected to ground.
  • the collector of blocking transistor 530 is connected to the common connected cathode terminals of diodes 506, 507 and the collector isalso connected through voltage-dropping resistor 533 to the base of transistor 534.
  • the collector of transistor 530 is also connected to resistor 532, and the resistor 532 is connected to the output of the filter inductor 513 to forward bias the collector-emitter junction of transistor 530.
  • a resistor 535 is connected between the base and emitter of transistor 534, the emitter also being connected to ground.
  • the AC amplifier circuit 6 includes the secondary winding 74 of transformer 70 which is connected in series with a rectifying diode 601, the cathode of which is connected to a parallel resistor 602 and capacitor 603 for filtering the voltage induced in the secondary winding 74.
  • the cathode of diode 601 is also connected to a voltage-dropping resistor 604 connected to the control electrodes of thyristors 605 and 606.
  • the thyristors 605, 606 are part of a bridge circuit including the anode-cathode junction of thyristor 605 in series with the diode 610 and the anode-cathode junction of thyristor 606 in series with the diode 609.
  • An AC voltage source 608 is connected between ground and anode of thyristor 60S, and a load 611 is connected between the anode of thyristor 606 and ground.
  • the anode side of diode 601 is connected through the secondary winding 74 and is common to the cathodes of thyristors 605, 606 and also in common with the anodes of diodes 609, 610.
  • a current limiting resistor 607 is connected from this common point to the commonly connected control terminals of thyristors 605, 606.
  • the operation of the output buffer circuit illustrated in FIG. includes the following events for producing oscillations.
  • triggering transistor 510 is maintained at saturation by a positive voltage being applied to both the triggering terminal 502 and the write-in terminal 503. Since the diodes 506 and 507 are forward biased by the application of the DC input voltages at these two terminals, the base of triggering transistor 510 is positive with respect to the emitter. A DC current flows through the resistor 511 and though the collector-emitter junction of triggering transistor 510 to ground causing the collector terminal of transistor 510 to be at ground potential.
  • Oscillator transistor 516 therefore, has ground potential applied to its base terminal and, therefore, the collector-emitter junction of this transistor is essentially an open circuit.
  • the base of triggering transistor 510 goes to zero, and this causes the collector-emitter junction of transistor 510 to be essentially an open circuit.
  • the voltage across the collector-emitter tenninals of transistor 510 then becomes the voltage across resistor 512, and this voltage forward biases diode 515 which is in series with the primary winding 71 of transformer 70, and this applies a positive voltage to the base of transistor 516.
  • the collector-emitter junc tion of transistor 516 becomes conductive.
  • the changing current in primary winding 71 induces a current in primary winding 72 and causes oscillations of current in the collector-emitter circuit of transistor 516 which has been rendered conductive.
  • the oscillations are sustained at the resonant frequency of the parallel circuit formed by capacitor 521 and the inductance of the primary winding 72.
  • the third primary winding 73 of transformer 70 also has an induced current flowing in it when the current changes in primary winding 71.
  • This oscillating current is rectified by passing it through diode S22 and this charges filter capacitor 523.
  • the rectified filtered voltage is then fed back through the series elements 325, 326 and added to the current input of the primary winding 71 in order to provide continued oscillations.
  • the current oscillations in the primary windings of transformer 70 are magnetically coupled to secondary winding 74.
  • the current oscillations induced in the secondary winding 74 are rectified by diode 601, filtered by resistor 602 and capacitor 603 and are applied to the control terminals of thyristors 605 and 606 simultaneously.
  • the AC source 608 is providing a positive half-cycle of voltage
  • the current flows through the anode-cathode junction of thyristor 605, through the common bridge connection, through the anode-cathode junction of diode 610 and into the load 61] to ground.
  • the path of the current is through the load 611, from the anodecathode junction of thyristor 606, through the common bridge connection and through the anode-cathode junction of diode 609 and into the source 608.
  • FIG. 6 is a partial schematic illustration of the embodiment of FIG. 5 with the AC amplifier on the secondary side of the transformer replaced with a DC amplifier circuit.
  • the same primary circuit of FIG. 5 is intended to be used as the primary circuit for FIG. 6.
  • the secondary winding 74 is connected in series with a rectifying diode 621 which has its cathode connected to a filter including resistor 622 in parallel with capacitor 623.
  • a voltage-dropping resistor 624 is connected to the cathode of diode 621 and to the base of an N-P-N transistor 626.
  • a bias resistor 625 is connected between the base and the collector of transistor 626, and the emitter terminal is also connected to the negative terminal 629 of a DC voltage source.
  • the load 627 is connected between the positive terminal 630 of the DC voltage source and to the collector of transistor 626.
  • a diode 628 is connected in parallel with the load with its anode connected to the collector of transistor 626.
  • the diode 628 is used to absorb impulses of current when inductive loads are present.
  • the operation of the demodulator circuit shown in FIG. 6, taken in conjunction with the primary side of the circuit of FIG. 5, is the same as the FIG. 5 operation with the exception that the rectified and filtered voltage of the secondary winding is applied to the base of a normally off transistor 626 to forward bias its collector-emitter junction thereby energizing a DC load 627.
  • FIG. 7 shows how the logic circuit boards 114 are mounted to the frame 116 of the Faraday cage by the use of mounting boards 115 with clamping guides 412 which clamp the edges of the circuit boards 114.
  • a solid-state buffer circuit for decoupling interference comprising:
  • oscillator circuit means for changing a DC input signal to an AC output signal
  • demodulator circuit means for changing an AC input signal to a DC output signal
  • isolating means for creating a static interface between said oscillator circuit means and said demodulator circuit means, said isolating means including a Faraday cage having an aperture in a wall thereof in which said magnetic coupling mans is positioned to be magnetically isolated from said Faraday cage.
  • a removably fixed metal plate substantially covers the aperture in the cage wall, said plate having a tongue-shaped element forming a U- shaped airgap communicating through the wall aperture, and
  • said magnetic coupling means includes a transformer, the core element of which is mated with said tongue element so that the diametral plane of the core element is normal to said plate through the airgap therein.
  • the buffer circuit of claim 2 wherein said isolating means further includes means for mounting one of said circuit means to the side of said plate facing outside said Faraday cage and proximate to said other circuit means mounted on a like mounting means to the side of said plate facing the inside of said Faraday cage.
  • a tongue-shaped element is formed in the plane of the wall conforming to the aperture having a U-shape
  • said magnetic-coupling means includes a transformer, the core element of which is mated with the tongue element so that the diametral plane of the core element is normal to the cage wall through the aperture.
  • said isolating means further includes means for mounting one of said circuit means to the side of said wall facing outside said Faraday cage and proximate to said other circuit means mounted on a like mounting means to the side of said wall facing the inside of said Faraday cage.
  • isolating means for creating a static interface between said input-oscillating circuit means and said input-demodulating circuit means
  • processing circuit means within said isolating means said processing circuit means connected to said input demodulating circuit means;
  • output-oscillating circuit means connected to said processing circuit means and isolated from said input oscillating circuit means by said isolating means;
  • output-amplifying circuit means magnetically coupled to said output-oscillating circuit means through said isolating means to control the process.
  • said isolating means includes a Faraday cage having a first aperture in a wall thereof through which said input-demodulating circuit means is magnetically coupled to said input-oscillating circuit means, and a second aperture through which said output-amplifying circuit means is magnetically coupled to said output-oscillating circuit meansv 8.
  • a removably fixed metal plate substantially covers each of the apertures in said cage wall, each said plate having a tongue-shaped element formed in a U-shaped airgap communicating through the wall aperture, and a transformer having a core element for magnetically coupling said respective circuit means is mated with the tongue-shaped element so that the diametrical plane of said core element is normal to said plate through the airgap therein.
  • said isolating means further includes means for mounting said input-oscillating circuit means to the side of said plate facing outside said Faraday cage and proximate to said input-demodulating circuit means mounted on a like mounting means to the side of said plate facing the inside of said Faraday cage and said output-amplifying circuit means is mounted to a second plate on a like said mounting means facing outside Faraday cage and proximate to said output-oscillating circuit means mounted to said second plate on a like said mounting means facing the inside of said Faraday cage.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Amplifiers (AREA)
US794702*A 1968-02-07 1969-01-28 Buffer circuit for decoupling system interference Expired - Lifetime US3582753A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR139025 1968-02-07

Publications (1)

Publication Number Publication Date
US3582753A true US3582753A (en) 1971-06-01

Family

ID=8645684

Family Applications (1)

Application Number Title Priority Date Filing Date
US794702*A Expired - Lifetime US3582753A (en) 1968-02-07 1969-01-28 Buffer circuit for decoupling system interference

Country Status (3)

Country Link
US (1) US3582753A (de)
CA (1) CA940199A (de)
FR (1) FR1564641A (de)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3708740A (en) * 1971-01-15 1973-01-02 Commissariat Energie Atomique Device for producing a large direct-current potential difference
EP0114466A1 (de) * 1982-11-30 1984-08-01 Western Electric Company, Incorporated Gleichstrom-Gleichstromwandler
US20180048229A1 (en) * 2015-06-30 2018-02-15 Omron Corporation Power converter

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2476931A (en) * 1944-07-28 1949-07-19 Ferris Instr Lab Vibratory direct current to alternating current converter
US2682018A (en) * 1951-07-14 1954-06-22 Itt Wrap-around assembly for electrical components
US2904762A (en) * 1954-05-20 1959-09-15 Richard B Schulz Shielded transformer
US2914719A (en) * 1957-09-13 1959-11-24 Elcor Inc Isolated power supply
US3028539A (en) * 1958-01-31 1962-04-03 Floyd H Wright Current transformer
US3244960A (en) * 1961-05-01 1966-04-05 United Electrodynamics Inc Electrical circuitry employing an isolation transformer
US3406364A (en) * 1965-03-01 1968-10-15 Electro Optical Systems Inc Toroid transformer electrostatic shield
US3465232A (en) * 1966-03-25 1969-09-02 Hellige & Co Gmbh F Power supply unit with shielded transformer

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2476931A (en) * 1944-07-28 1949-07-19 Ferris Instr Lab Vibratory direct current to alternating current converter
US2682018A (en) * 1951-07-14 1954-06-22 Itt Wrap-around assembly for electrical components
US2904762A (en) * 1954-05-20 1959-09-15 Richard B Schulz Shielded transformer
US2914719A (en) * 1957-09-13 1959-11-24 Elcor Inc Isolated power supply
US3028539A (en) * 1958-01-31 1962-04-03 Floyd H Wright Current transformer
US3244960A (en) * 1961-05-01 1966-04-05 United Electrodynamics Inc Electrical circuitry employing an isolation transformer
US3406364A (en) * 1965-03-01 1968-10-15 Electro Optical Systems Inc Toroid transformer electrostatic shield
US3465232A (en) * 1966-03-25 1969-09-02 Hellige & Co Gmbh F Power supply unit with shielded transformer

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3708740A (en) * 1971-01-15 1973-01-02 Commissariat Energie Atomique Device for producing a large direct-current potential difference
EP0114466A1 (de) * 1982-11-30 1984-08-01 Western Electric Company, Incorporated Gleichstrom-Gleichstromwandler
US20180048229A1 (en) * 2015-06-30 2018-02-15 Omron Corporation Power converter
US10361628B2 (en) * 2015-06-30 2019-07-23 Omron Corporation Power converter

Also Published As

Publication number Publication date
CA940199A (en) 1974-01-15
FR1564641A (de) 1969-04-25

Similar Documents

Publication Publication Date Title
US3284692A (en) Compensated regulated power supply
US2920259A (en) Direct current converter
US4686614A (en) Reduced EMI noise in switched-mode power supply
US3660750A (en) Self-regulated dc to dc converter
GB1119993A (en) Improvements in radar camouflage nets
US3582753A (en) Buffer circuit for decoupling system interference
US2989686A (en) Saturable transformer system
GB1040759A (en) Improvements in or relating to electric low-pass filter circuits for smoothing direct current
US3229194A (en) Switching regulator
GB1302364A (de)
US2997600A (en) Pulse generator with means for producing pulses independent of load conditions
US4185234A (en) Isolated B+ voltage sensing, high-voltage shutdown
GB1041731A (en) Improvements in or relating to electromagnetic relay arrangements
US3423665A (en) Electronic power supplies with inverters and regulators
GB899104A (en) Improvements in or relating to direct-voltage monitoring circuits
US2854582A (en) Transistor oscillator starting circuit
US4188641A (en) Startup circuit for a television receiver
US3920892A (en) Alternating current line voltage supply isolation using deflection system output transformer
US3611106A (en) Fast rise two-transistor controlled rectifier trigger circuitry with control circuit isolation
GB770068A (en) Improvements in or relating to transistor circuits for controlling electric loads
US3048767A (en) Saturable reactor power supply
US2535651A (en) High-voltage method and system
GB980186A (en) Voltage regulator circuit
US2407724A (en) Voltage rectifier
US2756350A (en) Voltage stabilization means for high voltage power supplies