US3448251A - Device for classifying measured values by counting - Google Patents

Device for classifying measured values by counting Download PDF

Info

Publication number
US3448251A
US3448251A US494005A US3448251DA US3448251A US 3448251 A US3448251 A US 3448251A US 494005 A US494005 A US 494005A US 3448251D A US3448251D A US 3448251DA US 3448251 A US3448251 A US 3448251A
Authority
US
United States
Prior art keywords
classifying
counter
counting
stage
divider
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US494005A
Other languages
English (en)
Inventor
Gerhard Kaps
Winfried Schott
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Philips Corp
Original Assignee
US Philips Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by US Philips Corp filed Critical US Philips Corp
Application granted granted Critical
Publication of US3448251A publication Critical patent/US3448251A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
    • H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B07—SEPARATING SOLIDS FROM SOLIDS; SORTING
    • B07C—POSTAL SORTING; SORTING INDIVIDUAL ARTICLES, OR BULK MATERIAL FIT TO BE SORTED PIECE-MEAL, e.g. BY PICKING
    • B07C5/00—Sorting according to a characteristic or feature of the articles or material being sorted, e.g. by control effected by devices which detect or measure such characteristic or feature; Sorting by manually actuated devices, e.g. switches
    • B07C5/04—Sorting according to size
    • B07C5/08—Sorting according to size measured electrically or electronically
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01D—MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
    • G01D1/00—Measuring arrangements giving results other than momentary value of variable, of general application
    • G01D1/14—Measuring arrangements giving results other than momentary value of variable, of general application giving a distribution function of a value, i.e. number of times the value comes within specified ranges of amplitude
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R29/00—Arrangements for measuring or indicating electric quantities not covered by groups G01R19/00 - G01R27/00
    • G01R29/02—Measuring characteristics of individual pulses, e.g. deviation from pulse flatness, rise time or duration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/62—Performing operations exclusively by counting total number of pulses ; Multiplication, division or derived operations using combined denominational and incremental processing by counters, i.e. without column shift
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/68—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using pulse rate multipliers or dividers pulse rate multipliers or dividers per se
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains

Definitions

  • the invention relates to devices for classifying measured values by counting pulse series which are proportional to the measured values.
  • Such devices may be used to determine whether a dimension of an object is within specified tolerances.
  • the length of such objects may be divided into discrete equidistant distances hereinafter called classes.
  • the number of entire classes representative of the dimension is the class location.
  • the class location is also the lower limit of tolerance of the dimension.
  • the number of pulses representing the difference between the upper limit of tolerance and the class location will hereinafter be called the class width.
  • Devices which perform the said task consist inter alia of a pre-selection counter for adjusting the class location, a divider with switchable division factor for choosing the class width, and a classifying counter.
  • the pulses of the pulse series to be classified supplied to the input E is applied for counting to the counter Z the condition of which is continuously detected by the decoding device D
  • the gate G is opened.
  • the remaining pulses of the series reach the divider 2, which divides the number thereof by a previously chosen number corresponding to the class width. Every output pulse of the divider 2;, steps up the subsequent classifying counter Z by one location (class).
  • the contents of the counter Z are detected by the decoding device D After completion of a classifying operation the output A of the decoding device D corresponding to the class is marked.
  • a device according to the invention for classifying measured values by means of counting this is achieved in that only one repeatedly used counting device and switching means for automatically switching the counting device to at least two modes of operation are provided.
  • FIG. 1 is the block diagram of a known classifying device.
  • FIG. 2 is the block diagram of a classifying device with double use of the counting capacity according to the invention.
  • FIG. 3 shows an embodiment of a switchable division stage.
  • FIG. 4 shows an embodiment of a classifying device with multiple use of the counting capacity and a device for switching an adjustment of the class location in coarse steps to an adjustment in fine steps and conversely (block diagram).
  • FIG. 5 is an embodiment of a device for switching to one of the modes of operation class location coarse, class location fine and classifying.
  • FIG. 2 shows the block diagram of a classifying device in which the counting capacity of the division stage Z and of the counter Z is used twice.
  • the division stage Z is adjusted to a division factor Z
  • the pulses of the pulse series to be classified are presented to the input B.
  • the counter Z is stepped up by one location.
  • the counter Z is reset to the zero condition, while by means of a switching device the division factor of the divider Z is switched from Z31 to Z32.
  • Z32 is an adjustable division factor which determines the class width.
  • the counter Z is stepped up by one location each time after 2: input pulses.
  • a class is associated with each location of the counter 2;.
  • the output of the decoding device D associated with the counter Z which output corresponds to the class reached, is marked.
  • the divider, the counter and the switching device are reset to the rest condition by a pulse presented to the input E
  • the maximum class location is obtained from the product Z3 -1 the maximum number of classes and the maximum class width are identical to the maximum counting capacities Z2 max and 23 max respectively.
  • the maximum number of pulses of a series which can be handled in the device is twice the available counting p y 3 max' z max- FIG.
  • the switching device U consists of a bistable trigger stage FF; the divider Z in this embodiment is formed by a trigger stage (Q Q with five stable conditions and by the AND-gates G G which connect the switched condition of the five-stable stage to the classifying pulses presented to the input E.
  • the outputs '6 of the bistable trigger stage FF and C of fivestable stage Q Q are reset.
  • the AND-gate G is blocked, as a result of which the position of the switch S has no influence.
  • the AND-gate G is prepared.
  • the first classifying pulse reaches the preparation input of the quinary switching stage Q through G and causes the five-stable trigger stage to he switched by the clock pulse applied to the input T.
  • the output C is marked.
  • the output C obtains l-potential and the fifth classifying pulse reaches the preparation input of the switching stage Q and the transmission output A of the divider through the AND-gate G that is to say, the division factor is 2 :5.
  • the division factor Z during the mode of operation class location in this special example is fixed and is determined by the counting capacity of the divider. If required, it may be made adjustable just like the division factor Z32 by a second switch and an AND-gate which is prepared in a corresponding manner by the output 6 of the bistable trigger stage (not shown).
  • a second switching ldevice U which switches the division in the mode of operation class location from coarse to fine in those cases in which the following coarse step would exceed the previously adjusted value of the class location.
  • the bistable trigger stages FF and FF show l-potential at their outputs 6 and 6 respectively. All P-terrninals are connected to the common clock pulse line.
  • the divider Z as a result is switched to the division factor Z31 through the AND-gate G and the AND-gate G is prepared.
  • the counting condition of the counter Z has reached the value Zgz chosen previously by means of the switch S
  • the bistable trigger stage FF is prepared through the AND-gate G and switched by the clock pulse; the counter Z is set to Zero.
  • the output C which has l-potential after switching prepares the AND-gate G and switches the division factor of the counter Z through the AND-gate 6;; to z In addition the AND-gate G is blocked.
  • the counter Z After another z -z classifying pulses the counter Z has reached the digit 2 chosen previously by means of the switch S so that the bistable trigger stage FF which is prepared through the AND-gate G is switched by the clock pulse and the counter Z is reset to zero. As a result of the switching of the bistable trigger stage FF the gates G G G and G are blocked, while the divider Z is switched to the division factor Z32 corresponding to the class width.
  • the subsequent classification runs off as in hte device shown in FIG. 2.
  • a tristable trigger stage Q Q may advantageously be chosen as shown in FIG. 5, the three switching conditions of the said stage corresponding to the three modes of operation class location coarse, class location fine and classifying, which stage is efiicaciously controlled by the switches S and S through the two AND-gates which determine the sequence in time of the operating conditions.
  • Apparatus for determining whether the number of pulses in a pulse series is between a predetermined upper limit and a predetermined lower limit comprising an adjustable pulse divider means having an input terminal for receiving said pulse series, an output terminal for providing n/m output pulses for each n pulses of said pulse series where m is a division ratio of said divider means, said divider means including signal responsive switching means for changing said division ratio from m to an alternate value; digital counter means connected to said output terminal of said divider, and feedback means responsive to the output of said digital counter means and coupled to said signal responsive switching means for providing a division ratio switching signal in response to a sum in said digital counter means corresponding to said predetermined lower limit.
  • said feedback means comprises switch means connected to said digital counter for setting said feedback means to said predetermined lower limit, and a bistable element connected to said switch means and said signal responsive switching means for providing said division ratio switching signal.
  • said divider means comprises a ring counter including at least three stages, and signal operable shunt means connected across at least one stage of said ring counter and connected to said feedback means for bypassing said stage of said ring counter in response to said division ratio switching signal.
  • Apparatus as claimed in claim 1 further comprising a second feedback means responsive to the output of said digital counter means and coupled to said signal responsive switching means for providing a further division ratio switching signal in response to a further predetermined sum in said digital counter intermediate said predetermined upper and lower limits.
  • Apparatus for determining whether the number of pulses in a pulse series between a predetermined upper limit and a predetermined lower limit comprising ring counter having an input terminal for receiving said pulse series, an output terminal for providing n/m output pulses for each n pulses of said pulse series where m is the number of active stages in said ring counter; a digital counter connected to the output terminal of said ring counter; a bistable element; switch means connected to said bistable element and to said digital counter for triggering said bistable element in response to a sum in said counter corresponding to said predetermined lower limit; and shunt means connected to said bistable element and connected across a stage of said ring counter for bypassing said ring counter stage in response to said triggering of said bistable element.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Measurement Of Radiation (AREA)
  • Manipulation Of Pulses (AREA)
US494005A 1964-10-12 1965-10-08 Device for classifying measured values by counting Expired - Lifetime US3448251A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DEP35259A DE1234792B (de) 1964-10-12 1964-10-12 Anordnung zum Klassieren von Messwerten durch Zaehlung

Publications (1)

Publication Number Publication Date
US3448251A true US3448251A (en) 1969-06-03

Family

ID=7374128

Family Applications (1)

Application Number Title Priority Date Filing Date
US494005A Expired - Lifetime US3448251A (en) 1964-10-12 1965-10-08 Device for classifying measured values by counting

Country Status (6)

Country Link
US (1) US3448251A (de)
BE (1) BE670771A (de)
CH (1) CH435780A (de)
DE (1) DE1234792B (de)
GB (1) GB1128763A (de)
NL (1) NL6512978A (de)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3272970A (en) * 1962-08-17 1966-09-13 Jones & Laughlin Steel Corp Automatic preset counters
US3337722A (en) * 1962-06-09 1967-08-22 Bodenseewerk Perkin Elmer Co Recording apparatus

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3337722A (en) * 1962-06-09 1967-08-22 Bodenseewerk Perkin Elmer Co Recording apparatus
US3272970A (en) * 1962-08-17 1966-09-13 Jones & Laughlin Steel Corp Automatic preset counters

Also Published As

Publication number Publication date
CH435780A (de) 1967-05-15
BE670771A (de)
NL6512978A (de) 1966-04-13
DE1234792B (de) 1967-02-23
GB1128763A (en) 1968-10-02

Similar Documents

Publication Publication Date Title
US4657406A (en) Timing generating device
US3046526A (en) scantlin
US2563841A (en) Frequency divider
US4484291A (en) Comparison circuit for determining the statistical equality of two analog signals
US3295126A (en) Electrical apparatus
US3962565A (en) Apparatus for presetting a counter to a given initial count
US4001555A (en) Signal processing apparatus
US4596027A (en) Counter/divider apparatus
US3448251A (en) Device for classifying measured values by counting
US4013969A (en) Programmable digital phase control apparatus
US3971994A (en) Frequency comparison circuit
US3375351A (en) Digital volt meter
US3344361A (en) Phase controlled oscillator loop including an electronic counter
US3158854A (en) Electronic counter
US2937337A (en) Selectable frequency reference
US3145292A (en) Forward-backward counter
US2767313A (en) Frequency divider
US3408644A (en) Pulse count conversion system
US4066875A (en) High speed pulse counter
US4139840A (en) Ladderless D/A converter
US3878488A (en) Digital non-linear frequency control
US3810113A (en) Digital data processing apparatus
US2968003A (en) Reversible electronic counter
US3685043A (en) Pulse train to digital converter
US3327228A (en) Converters