US3439214A - Beam-junction scan converter - Google Patents

Beam-junction scan converter Download PDF

Info

Publication number
US3439214A
US3439214A US3439214DA US3439214A US 3439214 A US3439214 A US 3439214A US 3439214D A US3439214D A US 3439214DA US 3439214 A US3439214 A US 3439214A
Authority
US
Grant status
Grant
Patent type
Prior art keywords
junction
charge
means
layer
charged particles
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
Inventor
Louis J Kabell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L31/00Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/08Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
    • H01L31/10Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by at least one potential-jump barrier or surface barrier, e.g. phototransistors
    • H01L31/115Devices sensitive to very short wavelength, e.g. X-rays, gamma-rays or corpuscular radiation
    • H01L31/119Devices sensitive to very short wavelength, e.g. X-rays, gamma-rays or corpuscular radiation characterised by field-effect operation, e.g. MIS type detectors
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R13/00Arrangements for displaying electric variables or waveforms
    • G01R13/04Arrangements for displaying electric variables or waveforms for producing permanent records
    • G01R13/06Modifications for recording transient disturbances, e.g. by starting or accelerating a recording medium
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R13/00Arrangements for displaying electric variables or waveforms
    • G01R13/20Cathode-ray oscilloscopes ; Oscilloscopes using other screens than CRT's, e.g. LCD's
    • G01R13/22Circuits therefor
    • G01R13/225Circuits therefor particularly adapted for storage oscilloscopes
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J29/00Details of cathode-ray tubes or of electron-beam tubes of the types covered by group H01J31/00
    • H01J29/02Electrodes; Screens; Mounting, supporting, spacing or insulating thereof
    • H01J29/10Screens on or from which an image or pattern is formed, picked up, converted or stored
    • H01J29/36Photoelectric screens; Charge-storage screens
    • H01J29/39Charge-storage screens
    • H01J29/44Charge-storage screens exhibiting internal electric effects caused by particle radiation, e.g. bombardment-induced conductivity
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J31/00Cathode ray tubes; Electron beam tubes
    • H01J31/08Cathode ray tubes; Electron beam tubes having a screen on or from which an image or pattern is formed, picked up, converted, or stored
    • H01J31/58Tubes for storage of image or information pattern or for conversion of definition of television or like images, i.e. having electrical input and electrical output
    • H01J31/60Tubes for storage of image or information pattern or for conversion of definition of television or like images, i.e. having electrical input and electrical output having means for deflecting, either selectively or sequentially, an electron ray on to separate surface elements of the screen
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L31/00Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/08Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
    • H01L31/10Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by at least one potential-jump barrier or surface barrier, e.g. phototransistors
    • H01L31/115Devices sensitive to very short wavelength, e.g. X-rays, gamma-rays or corpuscular radiation

Description

April 15, 1969 J. IKABELL I 3,439,214

BEAM-JUNCTION SCAN CONVERTER Filed March 4, 1968 Sheet of 2 CHA RGE- SENSING TRANSISTOR ARRAY FIG. I. A

48 60 F 7 2O OUTPUT I i I MEANs I g I 54 I81!) I I\ I ACCEL. FUNCTION VOLTAGE GENERATOR I MEANS MEANS IO I2 22 50 SAMPLING SCAN 52 GENERATOR .5 I MEANs FIG. 2. I

4 45 4s m 43 AMI INVENTOR.

LOUIS J. KABELL,

ATTORNEY A ril 15, 1969 L. J. KABELL 3,439,214

"BEAM-JUNCTION sow couvmnzma Fil ed March 4, 1968 Sheet 2/ of 2 INVENTOR.

BY LOUIS J. KABELL ATTORNEY United States Patent U.S. Cl. 315-41 7 Claims ABSTRACT OF THE DISCLOSURE This invention provides a semiconductor means for converting a transient electrical signal into a spatial varying charge pattern that may be converted to a time varying signal on an expanded time base independent of that of the input signal. Specifically, an array of charge sensing transistors or similar devices operated in the storage mode are scanned by a stream of charged particles, with the flux thereof modified by an input signal. Read-out of the charge sensing device is accomplished by an electrical sampling means.

Background of the invention In the past, instrumentation Oscilloscopes and similar devices employed for viewing electrical phenomena have largely relied upon screens employing phosphors and similar materials. These devices while being extremely useful, have limited application for viewing high speed electrical transients. The reason for this is that the writing or response of such devices is limited by the beam current density that can be achieved for a given resolution element size and acceleration voltage. Increasing acceleration voltages will increase the display brightness (i.e., energy) available per resolution element, but this increases the difliculty of deflecting the electron beam and limits this approach. Thus, for extremely high-speed electrical transient signals, conventional instrumentation Oscilloscopes are relatively ineifective.

Attempts to avoid the above prior art limitations have been made. One prior art approach to the solution of this problem has been the development of sampling oscilloscopes. Other approaches to the problem have involved microtubes and sophisticated optics. In general, while these devices have proven useful to a certain extent, they have been expensive, relatively complex and limited in application.

Summary of the invention Briefly, this invention solves the above problems by employing the following generalized structure: means for supplying a stream of charged particles in a scan across an area and for modifying the flux of the stream of charged particles in accordance with an input signal; an array of charge-sensing devices forming part of a substrate located to be scanned by the stream of charged particles, the charge-sensing devices including a plurality of junctions; a circuit means connected for charging and reverse biasing a first junction with a second junction forward biased and for then reversing biasing both junctions, the circuit means sequentially operating each of the devices in said array; an output means for providing a manifestation proportional to the charge supplied to the first junction. The application of an input signal to the input terminal results in the flux of the charged particles being modified in proportion thereto. This in turn aflects the charge stored in the junctions of the transistors as the transistors are scanned by the stream of charged particles. The transistors are then sequentially sampled to determine the value of the input signal supplied to the input terminal. The ionization multiplication factor greatly contributes to detectability of the input slgnal when a suitable charge particle means is employed.

Brief description of the drawings A preferred and an alternative embodiment of the above described generalized structure will now be explained in connection with the drawings wherein:

FIGURE 1 is a schematic representation of the invention;

FIGURE 2 is a cross-sectional view showing one form of the charge-sensing device;

FIGURE 3 is a top view of the charge-sensing device of FIGURE 2 with the passivating layers and conductive material removed therefrom;

FIGURE 4 is a cross-sectional view showing an alternative form of the charge-sensing device.

Description of the preferred embodiments Referring to FIGURE 1, there is shown an electron gun means 10, an array of charge-sensing devices 30 and a circuit means for operating the sensing array 30 as will be explained later in the specification. The electron gun means 10 provides a stream of charged particles in a scan pattern and modifies the flux of the charged particles in accordance with an input signal. Specifically, gun means 10 includes accelerator voltage means 12 which includes conventional circuitry to provide a stream of charged particles such as electrons from the cathode 14. The accelerator voltage means 12 is energized by a relat ively large DC. voltage such as a 10 kv. voltage source provides a high-velocity stream of electrons. The flux of the stream of electrons that impinges upon the surface 32 of sensor array 30 is controlled by a grid 16 which is connected to an input signal terminal 18. The input signal applied to terminal 18 creates a potential which modifies the flux of the charged particles passed by grid 16. It should be understood that when operating accelerator voltage means 12 at relatively high voltages (e.g., 10 kilovolts), the impinging charged particles result in an electron beam ionization multiplication in the order of two to three thousand. Thus, the input signal supplied to terminal 18 will be in effect amplified by this multiplication factor.

The stream of charged particles is scanned across and over the sensing array 39 by a conventional deflection electrode arrangement 20 which is connected to a function generator means 22 such as a conventional linear ramp deflection signal generator. The signal applied by generator means 22 to deflection electrode 20 causes the stream of charged particles to impinge upon the transistors in the array 30 in a sequential manner. Thus, it can be seen that gun means It) provides a stream of charged particles which have a flux dependent upon the input signal and which impinge upon the array 30 in a programmed or sequential manner.

The sensing array 30 is preferably a monolithic semiconductor array of bipolar transistors having a collectorbase structure suitable for sensing charged particles and constructed according to silicon planar technology. It is, of course, within the broad scope of the invention to employ other charge sensing arrays such as hybrid integrated circuits, thin film arrays, MOS transistor arrays, and backto-back diodes. With respect to the details of construction for the preferred monolithic semiconductor array, one bipolar transistor of this array is schematically shown in FIGURE 2. It is understood that the array would contain many such bipolar transistors which would be of substantially identical construction. Briefly, the bipolar transistor construction includes a first region or wafer 34 of n'type monocrystalline silicon. A second region 36 of opposite conductivity type (p-type) is formed in said first region 34. A third region 38 is nested within region 36 in an offset relationship thereto and having conductivity type opposite to region 36 such as n-type. The offset arrangement of region 38 with respect to region 36 is to provide a large target area for the stream of charged particles.

The wafer 34 has a passivating and protective layer 40 over surface 42 which protects and maintains the physical and chemical condition of the active regions and junctions. A layer 44 of conductive material is formed over a portion of the passivating layer 40 and a thinner portion 43 of layer 44 extends to make contact with the region 36. A similar conductive layer 46 overlies another portion of layer 40 and extends to make contact with the region 38. The layers 44 and 46 are preferably constructed of aluminum or other conductive materials capable of forming a suitable electric contact with the various semiconductor regions. The conductive material should also have the characteristic of being reflective to any stray or ambient illumination not intended to affect the device while permitting the charged particles to penetrate therethrough to the target area. This is accomplished by employing aluminum and making the layer 44 of at least two thicknesses. In the area overlying passivating layer 40, the material is made sufficiently thick to reflect any stray or ambient illumination and also sufficiently thick to prevent the penetration of the stream of charged particles to the passivating layer 40 which would result in charge buildup in the layer 40. Such a build-up would have a detrimental effect on the operating characteristics of the device. For example, with a stream of charged particles having an energy of kiloelectron volts, the thickness of layer 44 should be approximately 5,000 to 15,000 angstroms. A much thinner portion 43 of layer 44 is extended to make contact with region 36 (base). Note that when the interconnection layer is approximately 10,000 angstroms thick, layer 43 should be approximately 900 to 1200 angstroms in thickness. The thickness of the layer 44 in this area is such that the stream of charged particles easily penetrates and impinges upon region 36 and yet it is sufficiently thick to reflect any stray or ambient illumination. The layer 46 which forms the electrical connection to the region 38 (emitter) of the charge sensing transistor has substantially the same thickness throughout.

Another layer 48 of conductive material is formed over region 34 (collector) and forms an electrical contact therewith to the collector of the bipolar transistor. In the storage mode of operation an electrical connection to the base circuit is not always necessary. This will be understood by reference to US. patent application 529,358 filed by Gene P. Weckler on February 23, 1966, and assigned to the assignee of this application, which is incorporated herein by reference thereto.

The bipolar transistors in array 30 are connected to operate in a storage mode. The circuit and method of operation in a storage mode were described in detail in the above-mentioned US. patent application. In the storage mode, one junction of a bipolar transistor is reversed biased to act as a capacitor with the other junction forward biased to provide a path to a current source. After the one junction is charged, the other junction is open circuited (reversed biased so that both junctions are reverse biased). The charged junction discharges slowly as thermally generated electrons and holes (leakage current) recombine with the stored charges on each side of the junction. This discharge takes place with a time constant in the range of several seconds. If high energy charged particles bombard the junction, electrons and holes are created that also cause discharge. The charge-generated current is usually much higher than the leakage current and increases the discharge rate by a factor of about a thousand. This factor is, of course, dependent upon the intensity of the incident particle flux as the charge-generated current is proportional thereto. Thus, in a given interval, the amount of stored charge removed from the junction capacitance is proportional to the total number of particles falling on a junction. To determine the amount of charge removed during a given interval, the initial condition is reestablished and the charge to do so is measured. The result of this measurement is proportional to the total integrated charged particle flux. Typically, the base-collector junction acts as the charge-sensitive junction. A few of the advantages of the storage mode include improved response resulting from integration of the incident charged particles and electronic control of response by varying the integration time, thereby permitting a wide dynamic range. When a bipolar transistor is employed in the storage mode, the transistor gain also improves operation.

To operate in the storage mode a device or devices are employed which include a charge storage element (e.g., base-collector junction); a current generator, the output of which depends on the incident charged particle flux; and a switch (emitter-base junction) to open circuit the storage element during the discharge portion of the operation and to close a circuit to the storage element during charging and measurement. In the preferred embodiment of this invention, a charge-sensing bipolar transistor similar to a bipolar photo transistor is employed to perform all of these functions and to provide the additional advantage of extra gain resulting from the beta plus one (3+1) current gain factor. The bipolar transistor employed in the invention is as described in connection with FIG- URES 2 and 3.

When connected in a storage mode, the bipolar transistor has layer 48 connected to an output means 60 and layer 46 is connected to the sampling scan generator means 52 which forms part of a circuit means 50. The circuit means 50 connects the bipolar transistors so that the base is open circuited and the collector and the emitter are in a series with a resistive load 54. The sampling scan generator means 52 sequentially applies a negative pulse to the emitter terminals via layer 46 of each bipolar transistor. This forward biases the emitter-base junction and reverse biases the base-collector junction. During this condition, the depletion layer capacitance of the base-collector junction charges to about the peak value of the pulse. During this interval the bipolar transistor is conventionally biased to attain a current gain. The current flowing in the resistor 54 is i while the charging current for the capacitor is i (5+1). The current gain is thus (5+1). This current gain is manifested by the output means 60 which responds thereto. When the pulse is terminated, the emitter-base junction becomes reversed bias and thus isolates the collector-base junction from the external circuit. Thus, the reverse bias emitter-base junction functions as an effective means for open circuiting the storage element formed by the base-collector junction.

The double-diffused planar charge-sensing bipolar transistor of FIGURES 2 and 3 is preferred because the emitter-base junction leakage current is much lower than the base-collector junction leakage for identical reverse bias conditions. This is because the emitter-base junction area is smaller than the base-collector junction and because the emitter-base junction has a much narrower depletion layer. These factors tend to reduce the leakage current and enable it to perform as an efficient switch. In addition, the output signal from the planar construction is obtained at the collector terminal requiring only one output terminal for an integrated array.

The sampling scan generator 52 is a logic circuit which provides appropriate polarity and width pulses to the emitters of the various transistors in accordance with a predetermined program. The particular magnitude and shape of the pulse as well as its timing will in part be dependent upon the nature of the signal that is provided at input terminal 18, the size of the array (i.e., the number of charge sensors in the array) and the characteristics of the particular bipolar photo-transistor employed. The particular construction of the circuit forms no part of this invention and it is well within the art to provide various circuits to perform this function.

-In operation circuit means 50 operates to sequentially apply a pulse to conductors 46 to sequentially charge the base-collector junctions. This charging of the junctions results in an output signal being supplied to output means 60 which records or displays the amount of charge required to charge each of the bipolar transistors in array 30. With the base-collector junctions recharged, a transient or other type of input signal is applied to input terminal 18. The signal may have a duration of a nanosecond magnitude. This signal varies the flux of the stream of charged particles provided by voltage means 112 and electrode 14 which stream of particles is scanned across the charged junctions by deflection plates The impinging particles cause the junctions to discharge in proportion to the flux of the impinging particles. At the termination of the input signal at terminal 18 a pattern of discharge of the junctions exists which may then be read out by operation of circuit means 50' and output means 60. Read out times as long as several seconds are possible. Thus, a transient signal in the nanosecond range is converted to a signal that may be accessed in several seconds. This enables phenomena heretofore very difficult, if not impossible, to be recorded and analyzed by a relatively simple device. In addition to simplicity, the device has the advantage of relatively high gain attributable to the ionization multiplication factor and the (5+ 1) gain of the bipolar transistors.

As an example of an alternative form of the converter of FIGURE 1, transistors having the basic metal-oxidesilicon (MOS) structure are selected to form the chargesensing array (which in the preferred embodiment comprised bipolar transistors). Also, appropriate modifications are made in the connections to the sampling scan generating means 52 and the output means 60, and a biasing means (not shown) has been added. With the alternative embodiment, input signals from the sampling scan generating means 52 go to the gate electrodes of the MOS transistors. Each of the MOS bulk electrodes are connected to ground. Signals from the drain electrodes of the MOS transistors are coupled to one terminal of the output means 60 and to one terminal of the load resistance 54. Rather than being coupled to ground, the second terminal of the load resistance 54 is coupled to a second terminal (not shown) of the output means and to a biasing means (not shown). Also, with this configuration, the source electrode of each MOS transistor has been formed so that it is sensitive to an incident electron beam impinging thereon. Other than the changes mentioned, the invented converter is essentially the same as that of FIGURE 1.

In FIGURE 4 is shown a cross-sectional view of the charge-sensing device for the alternative form of the invention. The MOS transistor structure illustrated comprises a monocrystalline semiconductor substrate 80 of a one conductivity material (N type) into which are disposed two semiconductor regions '81 and 82 of an opposite conductivity material (P type), each region forming a respective PN junction 84 and 85 with the substrate 80, each junction '84 and 85 having an edge at the upper surface 87. The two regions 81 and 82 are spaced apart from each other, forming a channel region 89 there between. Region 8 1 is designated the drain region, and region 82 is designated the source region. Overlying a portion of the upper surface 87, at least where each of the edges of the respective junctions 84 and 85 appear at the surface and the surface above the channel region 89, is a passivating and protective layer 91 suitably formed to expose portions of the source and drain regions 81 and 82. The protective layer 91 may comprise an oxide, such as silicon dioxide. A gate electrode 93, suitably of a conductive material such as aluminum, rests atop the portion of protective material 91 overlying the channel region 89. Ohmic contact to the drain region 81 is made by an interconnection layer 95 of a conductive material, such as aluminum, sufficiently thick to reflect any stray or ambient illumination and to prevent the stream of charged particles (from the electron gun means 10) from penetrating into the protective layer 91 and detrimentally accumulating there. For example, with a stream of charged particles having an energy of 10 kiloelectron volts, the thickness of interconnection layer 95 should be approximately 10,000 angstroms. Another layer 97 of approximately the same conductive material as that of layer 95 is formed over a portion of the protective layer 91 overlying the upper surface edge of the PN junction 85. A much thinner portion 98 of layer 97 extends to overlie and make contact to the source region 82, portion 98 being sufficiently thin to permit the stream of charged particles easily to penetrate therethrough and impinge upon the source region 82, the rest of layer 97 being sufliciently thick to reflect any stray or ambient illumination. For example, when the interconnection layer 95 is approximately 10,000 angstroms thick, layer 98 should be approximately 900 to 1200 angstroms in thickness.

Operation of the alternative form of the invention is similar to that using bipolar transistors described above, except that with MOS transistors, no built in gain means is achieved. Drain region 81 and source region 82 with respect to the semiconductor substrate may be thought of as a pair of diodes back biased having PN junctions capable of operation in the storage mode (see above reference). In this way, a more uniform response from the device can be achieved.

Operation of the device commences by placing an electrical charge on the source PN junction 85. (Reference should be made to FIGURE 4, except where designated otherwise.) A voltage signal from a biasing means (not shown) is applied across the load resistor 54 (FIGURE 1) and through the interconnection layer 95 to the drain region 81, thereby placing a charge on the drain PN junction 84. With an enhancement-mode MOS transistor, an appropriate pulse in the form of a voltage level from the sampling scan generator means 52 (FIGURE 1) is applied to the gate electrode 93 to induce a conductive path in the channel region 89 between the respective source and drain region junctions '84 and hence, a charge stored on junction 84 can be transferred to junction 85.

The pulse is then removed from the gate electrode 93, permitting the channel region 89 to return to its nonconductive state and isolating junction 85 from junction 84. The biasing means (not shown) can now place another charge on drain junction 84, the amount of charge needed being directly proportional to the amount transferred to the source junction 85. This charge is measured by the output means 60 (FIGURE 1).

Next, an incident electron beam is applied to the thin metal overlayer 98, resulting in electrons penetrating therethrough and into the source region 82, and eventually causing the charge stored on PN junction 85 to be dis charged. Then, when another pulse from the sampling scan generator means 52 (FIGURE 1) is applied to the gate electrode 93, a conductive path is again created across channel region 89 between junctions 84 and 85. The charge stored in the PN junction 84 is transferred to junction 85. After the pulse is removed from the gate electrode 93, the channel region 89 returns to its nonconductive state, and junction 85 is again isolated. The biasing means (not shown) places another charge on the drain junction 84. Each time, the amount of charge needed, which is detected by the output means 60 (FIGURE 1) is proportional to the intensity of the incident electron beam striking the thin portion 98 of layer 97. This sequence of charge, discharge, and recharge to detect the electron beam intensity is repeated throughout the MOS array, with selection of individual MOS transistors provided by the sampling scan generator means 52 (FIGURE 1).

Although this invention has been disclosed and illustrated with reference to particular applications, the principles involved are susceptible of numerous other applications which will be apparent to persons skilled in the art.

I claim: 1. A vacuum tube for recording transient phenomena comprising:

a means for supplying a stream of charged particles in a scan across an area and for modifying the flux of said stream of charged particles in accordance with an input signal, said means having an input terminal for receiving said input signal; an array of charge-sensing devices forming part of a substrate located to be scanned by said stream of charged particles, said charge-sensing devices including a plurality of junctions; circuit means connected to said charge-sensing devices for charging and reverse biasing a first junction with a second junction forward biased and for then reverse biasing both junctions, said circuit means sequentially operating said charge sensing devices of said array; and, output means for providing a manifestation proportional to the charge supplied to said first junction, whereby the application of an input signal to said input terminal results in the flux of the charged particles being modified in accordance therewith which in turn affects the charge stored in the junctions of said charge sensing devices as the transistors are scanned by the stream of charged particles. 2. The structure recited in claim 1 wherein said chargesensing device is a transistor.

3. The structure recited in claim 2, wherein said array of transistors are a monolithic planar construction and said charged particles are electrons.

4. The structure recited in claim 3, wherein the portion of the transistor that is affected by the impinging electrons has a layer of conductive material over at least part of the surface thereof for making contact thereto, said conductive material having a thickness which is transparent to said electrons, a substantial portion of the remainder of said transistor structure having a coating of material thereover which impedes said electrons.

5. The structure recited in claim 4, wherein said conductive material and said coating of material is the same material wherein said material impedes said electrons by an increased thickness.

6. The structure recited in claim 5, wherein said transistors are bipolar.

7. The structure recited in claim 6, wherein said transistors are metal-oxide-silicon (MOS).

References Cited UNITED STATES PATENTS 3,403,284 9/1968 Bucket a1. 315-11 RICHARD A. FARLEY, Primary Examiner.

CHARLES E. WANDS, Assistant Examiner.

US3439214A 1968-03-04 1968-03-04 Beam-junction scan converter Expired - Lifetime US3439214A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US71029868 true 1968-03-04 1968-03-04

Publications (1)

Publication Number Publication Date
US3439214A true US3439214A (en) 1969-04-15

Family

ID=24853450

Family Applications (1)

Application Number Title Priority Date Filing Date
US3439214A Expired - Lifetime US3439214A (en) 1968-03-04 1968-03-04 Beam-junction scan converter

Country Status (1)

Country Link
US (1) US3439214A (en)

Cited By (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3634692A (en) * 1968-07-03 1972-01-11 Texas Instruments Inc Schottky barrier light sensitive storage device formed by random metal particles
US3675025A (en) * 1970-06-16 1972-07-04 Bell Telephone Labor Inc Electromagnetically sensitive device and charge storage method of operation
US3693003A (en) * 1970-11-19 1972-09-19 Gen Electric Storage target for an electron-beam addressed read, write and erase memory
WO1990009681A1 (en) * 1989-02-08 1990-08-23 B.V. Optische Industrie 'de Oude Delft' Particle detector
WO2002103703A2 (en) * 2001-06-18 2002-12-27 Innovative Silicon Sa Semiconductor device
EP1271547A1 (en) * 2001-06-18 2003-01-02 Ecole Polytechnique Fédérale de Lausanne (EPFL) Semiconductor device and DRAM
US20040227166A1 (en) * 2003-05-13 2004-11-18 Lionel Portmann Reference current generator, and method of programming, adjusting and/or operating same
US20040228168A1 (en) * 2003-05-13 2004-11-18 Richard Ferrant Semiconductor memory device and method of operating same
US20040240306A1 (en) * 2002-04-18 2004-12-02 Pierre Fazan Data storage device and refreshing method for use with such device
US20040238890A1 (en) * 2002-04-18 2004-12-02 Pierre Fazan Semiconductor device
US20050013163A1 (en) * 2003-05-13 2005-01-20 Richard Ferrant Semiconductor memory cell, array, architecture and device, and method of operating same
US20050017240A1 (en) * 2003-07-22 2005-01-27 Pierre Fazan Integrated circuit device, and method of fabricating same
US20050063224A1 (en) * 2003-09-24 2005-03-24 Pierre Fazan Low power programming technique for a floating body memory transistor, memory cell, and memory array
US20060091462A1 (en) * 2004-11-04 2006-05-04 Serguei Okhonin Memory cell having an electrically floating body transistor and programming technique therefor
US20060098481A1 (en) * 2004-11-10 2006-05-11 Serguei Okhonin Circuitry for and method of improving statistical distribution of integrated circuits
US20060126374A1 (en) * 2004-12-13 2006-06-15 Waller William K Sense amplifier circuitry and architecture to write data into and/or read from memory cells
US20060131650A1 (en) * 2004-12-22 2006-06-22 Serguei Okhonin Bipolar reading technique for a memory cell having an electrically floating body transistor
US20070023833A1 (en) * 2005-07-28 2007-02-01 Serguei Okhonin Method for reading a memory cell having an electrically floating body transistor, and memory cell and array implementing same
US20070058427A1 (en) * 2005-09-07 2007-03-15 Serguei Okhonin Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
US20070064489A1 (en) * 2005-09-19 2007-03-22 Philippe Bauser Method and circuitry to generate a reference current for reading a memory cell, and device implementing same
US20070085140A1 (en) * 2005-10-19 2007-04-19 Cedric Bassin One transistor memory cell having strained electrically floating body region, and method of operating same
US20070138530A1 (en) * 2005-12-19 2007-06-21 Serguei Okhonin Electrically floating body memory cell and array, and method of operating or controlling same
US20070187775A1 (en) * 2006-02-16 2007-08-16 Serguei Okhonin Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same
US20070257291A1 (en) * 2006-05-02 2007-11-08 Serguei Okhonin Semiconductor memory cell and array using punch-through to program and read same
US20070285982A1 (en) * 2006-04-07 2007-12-13 Eric Carman Memory array having a programmable word length, and method of operating same
US20070297252A1 (en) * 2006-06-26 2007-12-27 Anant Pratap Singh Integrated circuit having memory array including ECC and/or column redundancy, and method of programming, controlling and/or operating same
US20080013359A1 (en) * 2006-07-11 2008-01-17 David Fisch Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
US20080180995A1 (en) * 2007-01-26 2008-07-31 Serguei Okhonin Semiconductor Device With Electrically Floating Body
US20080237714A1 (en) * 2007-03-29 2008-10-02 Pierre Fazan Manufacturing Process for Zero-Capacitor Random Access Memory Circuits
US20080298139A1 (en) * 2007-05-30 2008-12-04 David Fisch Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and /or controlling same
US20090016101A1 (en) * 2007-06-01 2009-01-15 Serguei Okhonin Reading Technique for Memory Cell With Electrically Floating Body Transistor
US20090146219A1 (en) * 2007-12-11 2009-06-11 Danngis Liu Integrated circuit having memory cell array, and method of manufacturing same
US20090201723A1 (en) * 2008-02-06 2009-08-13 Serguei Okhonin Single Transistor Memory Cell
US20090200612A1 (en) * 2008-02-08 2009-08-13 Viktor Koldiaev Integrated Circuit Having Memory Cells Including Gate Material Having High Work Function, and Method of Manufacturing Same
US20090251958A1 (en) * 2008-04-04 2009-10-08 Philippe Bauser Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US7606098B2 (en) 2006-04-18 2009-10-20 Innovative Silicon Isi Sa Semiconductor memory array architecture with grouped memory cells, and method of controlling same
US20100075471A1 (en) * 2008-09-25 2010-03-25 Innovative Silicon Isi Sa Recessed Gate Silicon-On-Insulator Floating Body Device With Self-Aligned Lateral Isolation
US20100091586A1 (en) * 2008-10-15 2010-04-15 Innovative Silicon Isi Sa Techniques for simultaneously driving a plurality of source lines
US20100110816A1 (en) * 2008-11-05 2010-05-06 Innovative Silicon Isi Sa Techniques for block refreshing a semiconductor memory device
US20100142294A1 (en) * 2008-12-05 2010-06-10 Eric Carman Vertical Transistor Memory Cell and Array
US20100210075A1 (en) * 2009-02-18 2010-08-19 Innovative Silicon Isi Sa Techniques for providing a source line plane
US20100259964A1 (en) * 2009-03-31 2010-10-14 Innovative Silicon Isi Sa Techniques for providing a semiconductor memory device
US20100271858A1 (en) * 2009-04-27 2010-10-28 Innovative Silicon Isi Sa Techniques for providing a direct injection semiconductor memory device having ganged carrier injection lines
US20100277982A1 (en) * 2009-04-30 2010-11-04 Innovative Silicon Isi Sa Semiconductor device with floating gate and electrically floating body
US20100296327A1 (en) * 2009-05-22 2010-11-25 Innovative Silicon Isi Sa Techniques for providing a direct injection semiconductor memory device
US20110019479A1 (en) * 2009-07-27 2011-01-27 Innovative Silicon Isi Sa Techniques for providing a direct injection semiconductor memory device
US20110058436A1 (en) * 2009-09-04 2011-03-10 Innovative Silicon Isi Sa Techniques for sensing a semiconductor memory device
US7933140B2 (en) 2008-10-02 2011-04-26 Micron Technology, Inc. Techniques for reducing a voltage swing
US20110216608A1 (en) * 2010-03-05 2011-09-08 Innovative Silicon Isi Sa Techniques for reading from and/or writing to a semiconductor memory device
US20110216605A1 (en) * 2010-03-04 2011-09-08 Innovative Silicon Isi Sa Techniques for providing a semiconductor memory device having hierarchical bit lines
US20110216617A1 (en) * 2010-03-04 2011-09-08 Innovative Silicon Isi Sa Techniques for sensing a semiconductor memory device
US8174881B2 (en) 2009-11-24 2012-05-08 Micron Technology, Inc. Techniques for reducing disturbance in a semiconductor device
US8194487B2 (en) 2007-09-17 2012-06-05 Micron Technology, Inc. Refreshing data of memory cells with electrically floating body transistors
US8310893B2 (en) 2009-12-16 2012-11-13 Micron Technology, Inc. Techniques for reducing impact of array disturbs in a semiconductor memory device
US8411524B2 (en) 2010-05-06 2013-04-02 Micron Technology, Inc. Techniques for refreshing a semiconductor memory device
US8416636B2 (en) 2010-02-12 2013-04-09 Micron Technology, Inc. Techniques for controlling a semiconductor memory device
US8531878B2 (en) 2011-05-17 2013-09-10 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US8536628B2 (en) 2007-11-29 2013-09-17 Micron Technology, Inc. Integrated circuit having memory cell array including barriers, and method of manufacturing same
US8537610B2 (en) 2009-07-10 2013-09-17 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US8547738B2 (en) 2010-03-15 2013-10-01 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US8710566B2 (en) 2009-03-04 2014-04-29 Micron Technology, Inc. Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
US8773933B2 (en) 2012-03-16 2014-07-08 Micron Technology, Inc. Techniques for accessing memory cells
US9559216B2 (en) 2011-06-06 2017-01-31 Micron Technology, Inc. Semiconductor memory device and method for biasing same

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3403284A (en) * 1966-12-29 1968-09-24 Bell Telephone Labor Inc Target structure storage device using diode array

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3403284A (en) * 1966-12-29 1968-09-24 Bell Telephone Labor Inc Target structure storage device using diode array

Cited By (205)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3634692A (en) * 1968-07-03 1972-01-11 Texas Instruments Inc Schottky barrier light sensitive storage device formed by random metal particles
US3675025A (en) * 1970-06-16 1972-07-04 Bell Telephone Labor Inc Electromagnetically sensitive device and charge storage method of operation
US3693003A (en) * 1970-11-19 1972-09-19 Gen Electric Storage target for an electron-beam addressed read, write and erase memory
WO1990009681A1 (en) * 1989-02-08 1990-08-23 B.V. Optische Industrie 'de Oude Delft' Particle detector
US7732816B2 (en) 2001-06-18 2010-06-08 Innovative Silicon Isi Sa Semiconductor device
EP1271547A1 (en) * 2001-06-18 2003-01-02 Ecole Polytechnique Fédérale de Lausanne (EPFL) Semiconductor device and DRAM
WO2002103703A3 (en) * 2001-06-18 2004-01-29 Innovative Silicon Sa Semiconductor device
US20040021137A1 (en) * 2001-06-18 2004-02-05 Pierre Fazan Semiconductor device
US20040124488A1 (en) * 2001-06-18 2004-07-01 Pierre Fazan Semiconductor device
US20040135203A1 (en) * 2001-06-18 2004-07-15 Pierre Fazan Semiconductor device
US20040135202A1 (en) * 2001-06-18 2004-07-15 Pierre Fazan Semiconductor device
US20040159876A1 (en) * 2001-06-18 2004-08-19 Pierre Fazan Semiconductor device
US20080068882A1 (en) * 2001-06-18 2008-03-20 Pierre Fazan Semiconductor device
US20080073719A1 (en) * 2001-06-18 2008-03-27 Pierre Fazan Semiconductor device
US6937516B2 (en) 2001-06-18 2005-08-30 Innovative Silicon S.A. Semiconductor device
US20050280028A1 (en) * 2001-06-18 2005-12-22 Pierre Fazan Semiconductor device
US7541616B2 (en) 2001-06-18 2009-06-02 Innovative Silicon Isi Sa Semiconductor device
US20080055974A1 (en) * 2001-06-18 2008-03-06 Pierre Fazan Semiconductor device
US6930918B2 (en) 2001-06-18 2005-08-16 Innovative Silicon S.A. Semiconductor device
US6873539B1 (en) 2001-06-18 2005-03-29 Pierre Fazan Semiconductor device
US6969662B2 (en) 2001-06-18 2005-11-29 Pierre Fazan Semiconductor device
US20050213379A1 (en) * 2001-06-18 2005-09-29 Pierre Fazan Semiconductor device
US7239549B2 (en) 2001-06-18 2007-07-03 Innovative Silicon S.A. Semiconductor device
US20080165577A1 (en) * 2001-06-18 2008-07-10 Pierre Fazan Semiconductor device
US6925006B2 (en) 2001-06-18 2005-08-02 Innovative Silicon S.A. Semiconductor device
WO2002103703A2 (en) * 2001-06-18 2002-12-27 Innovative Silicon Sa Semiconductor device
US7280399B2 (en) 2001-06-18 2007-10-09 Innovative Silicon S.A. Semiconductor device
US6934186B2 (en) 2001-06-18 2005-08-23 Innovative Silicon S.A. Semiconductor device
US20070109896A1 (en) * 2002-04-18 2007-05-17 Pierre Fazan Data storage device and refreshing method for use with such device
US20040240306A1 (en) * 2002-04-18 2004-12-02 Pierre Fazan Data storage device and refreshing method for use with such device
US20050128851A1 (en) * 2002-04-18 2005-06-16 Pierre Fazan Data storage device and refreshing method for use with such device
US20040238890A1 (en) * 2002-04-18 2004-12-02 Pierre Fazan Semiconductor device
US7170807B2 (en) 2002-04-18 2007-01-30 Innovative Silicon S.A. Data storage device and refreshing method for use with such device
US6982918B2 (en) 2002-04-18 2006-01-03 Pierre Fazan Data storage device and refreshing method for use with such device
US20060006468A1 (en) * 2002-04-18 2006-01-12 Pierre Fazan Semiconductor device
US7061050B2 (en) 2002-04-18 2006-06-13 Innovative Silicon S.A. Semiconductor device utilizing both fully and partially depleted devices
US7342842B2 (en) 2002-04-18 2008-03-11 Innovative Silicon, S.A. Data storage device and refreshing method for use with such device
US7514748B2 (en) 2002-04-18 2009-04-07 Innovative Silicon Isi Sa Semiconductor device
US7359229B2 (en) 2003-05-13 2008-04-15 Innovative Silicon S.A. Semiconductor memory device and method of operating same
US20040228168A1 (en) * 2003-05-13 2004-11-18 Richard Ferrant Semiconductor memory device and method of operating same
US20050013163A1 (en) * 2003-05-13 2005-01-20 Richard Ferrant Semiconductor memory cell, array, architecture and device, and method of operating same
US7085156B2 (en) 2003-05-13 2006-08-01 Innovative Silicon S.A. Semiconductor memory device and method of operating same
US7085153B2 (en) 2003-05-13 2006-08-01 Innovative Silicon S.A. Semiconductor memory cell, array, architecture and device, and method of operating same
US6980461B2 (en) 2003-05-13 2005-12-27 Innovative Silicon S.A. Reference current generator, and method of programming, adjusting and/or operating same
US20040227166A1 (en) * 2003-05-13 2004-11-18 Lionel Portmann Reference current generator, and method of programming, adjusting and/or operating same
US6912150B2 (en) 2003-05-13 2005-06-28 Lionel Portman Reference current generator, and method of programming, adjusting and/or operating same
US20070159911A1 (en) * 2003-05-13 2007-07-12 Richard Ferrant Semiconductor memory device and method of operating same
US7187581B2 (en) 2003-05-13 2007-03-06 Innovative Silicon S.A. Semiconductor memory device and method of operating same
US20080205114A1 (en) * 2003-05-13 2008-08-28 Richard Ferrant Semiconductor memory device and method of operating same
US20050157580A1 (en) * 2003-05-13 2005-07-21 Richard Ferrant Semiconductor memory device and method of operating same
US20050174873A1 (en) * 2003-05-13 2005-08-11 Richard Ferrant Semiconductor memory device and method of operating same
US20050162931A1 (en) * 2003-05-13 2005-07-28 Lionel Portmann Reference current generator, and method of programming, adjusting and/or operating same
US7733693B2 (en) 2003-05-13 2010-06-08 Innovative Silicon Isi Sa Semiconductor memory device and method of operating same
US20050017240A1 (en) * 2003-07-22 2005-01-27 Pierre Fazan Integrated circuit device, and method of fabricating same
US7335934B2 (en) 2003-07-22 2008-02-26 Innovative Silicon S.A. Integrated circuit device, and method of fabricating same
US20080153213A1 (en) * 2003-07-22 2008-06-26 Pierre Fazan Integrated circuit device, and method of fabricating same
US7736959B2 (en) 2003-07-22 2010-06-15 Innovative Silicon Isi Sa Integrated circuit device, and method of fabricating same
US20050063224A1 (en) * 2003-09-24 2005-03-24 Pierre Fazan Low power programming technique for a floating body memory transistor, memory cell, and memory array
US7177175B2 (en) 2003-09-24 2007-02-13 Innovative Silicon S.A. Low power programming technique for a floating body memory transistor, memory cell, and memory array
US7184298B2 (en) 2003-09-24 2007-02-27 Innovative Silicon S.A. Low power programming technique for a floating body memory transistor, memory cell, and memory array
US20060114717A1 (en) * 2003-09-24 2006-06-01 Pierre Fazan Low power programming technique for a floating body memory transistor, memory cell, and memory array
US20060091462A1 (en) * 2004-11-04 2006-05-04 Serguei Okhonin Memory cell having an electrically floating body transistor and programming technique therefor
US7476939B2 (en) 2004-11-04 2009-01-13 Innovative Silicon Isi Sa Memory cell having an electrically floating body transistor and programming technique therefor
US20060098481A1 (en) * 2004-11-10 2006-05-11 Serguei Okhonin Circuitry for and method of improving statistical distribution of integrated circuits
US7251164B2 (en) 2004-11-10 2007-07-31 Innovative Silicon S.A. Circuitry for and method of improving statistical distribution of integrated circuits
US7486563B2 (en) 2004-12-13 2009-02-03 Innovative Silicon Isi Sa Sense amplifier circuitry and architecture to write data into and/or read from memory cells
US7301838B2 (en) 2004-12-13 2007-11-27 Innovative Silicon S.A. Sense amplifier circuitry and architecture to write data into and/or read from memory cells
US20060126374A1 (en) * 2004-12-13 2006-06-15 Waller William K Sense amplifier circuitry and architecture to write data into and/or read from memory cells
US20080025083A1 (en) * 2004-12-22 2008-01-31 Serguei Okhonin Bipolar reading technique for a memory cell having an electrically floating body transistor
US20060131650A1 (en) * 2004-12-22 2006-06-22 Serguei Okhonin Bipolar reading technique for a memory cell having an electrically floating body transistor
US7301803B2 (en) 2004-12-22 2007-11-27 Innovative Silicon S.A. Bipolar reading technique for a memory cell having an electrically floating body transistor
US7477540B2 (en) 2004-12-22 2009-01-13 Innovative Silicon Isi Sa Bipolar reading technique for a memory cell having an electrically floating body transistor
US20070023833A1 (en) * 2005-07-28 2007-02-01 Serguei Okhonin Method for reading a memory cell having an electrically floating body transistor, and memory cell and array implementing same
US8873283B2 (en) 2005-09-07 2014-10-28 Micron Technology, Inc. Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
US20070058427A1 (en) * 2005-09-07 2007-03-15 Serguei Okhonin Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
US7606066B2 (en) 2005-09-07 2009-10-20 Innovative Silicon Isi Sa Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
US20100020597A1 (en) * 2005-09-07 2010-01-28 Serguei Okhonin Memory Cell and Memory Cell Array Having an Electrically Floating Body Transistor, and Methods of Operating Same
US20070064489A1 (en) * 2005-09-19 2007-03-22 Philippe Bauser Method and circuitry to generate a reference current for reading a memory cell, and device implementing same
US7499358B2 (en) 2005-09-19 2009-03-03 Innovative Silicon Isi Sa Method and circuitry to generate a reference current for reading a memory cell, and device implementing same
US7355916B2 (en) 2005-09-19 2008-04-08 Innovative Silicon S.A. Method and circuitry to generate a reference current for reading a memory cell, and device implementing same
US20070085140A1 (en) * 2005-10-19 2007-04-19 Cedric Bassin One transistor memory cell having strained electrically floating body region, and method of operating same
US7683430B2 (en) 2005-12-19 2010-03-23 Innovative Silicon Isi Sa Electrically floating body memory cell and array, and method of operating or controlling same
US20070138530A1 (en) * 2005-12-19 2007-06-21 Serguei Okhonin Electrically floating body memory cell and array, and method of operating or controlling same
US20070187775A1 (en) * 2006-02-16 2007-08-16 Serguei Okhonin Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same
US7542345B2 (en) 2006-02-16 2009-06-02 Innovative Silicon Isi Sa Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same
US7492632B2 (en) 2006-04-07 2009-02-17 Innovative Silicon Isi Sa Memory array having a programmable word length, and method of operating same
US20070285982A1 (en) * 2006-04-07 2007-12-13 Eric Carman Memory array having a programmable word length, and method of operating same
US8134867B2 (en) 2006-04-07 2012-03-13 Micron Technology, Inc. Memory array having a programmable word length, and method of operating same
US20090141550A1 (en) * 2006-04-07 2009-06-04 Eric Carman Memory Array Having a Programmable Word Length, and Method of Operating Same
US7940559B2 (en) 2006-04-07 2011-05-10 Micron Technology, Inc. Memory array having a programmable word length, and method of operating same
US7606098B2 (en) 2006-04-18 2009-10-20 Innovative Silicon Isi Sa Semiconductor memory array architecture with grouped memory cells, and method of controlling same
US20070257291A1 (en) * 2006-05-02 2007-11-08 Serguei Okhonin Semiconductor memory cell and array using punch-through to program and read same
US8295078B2 (en) 2006-05-02 2012-10-23 Micron Technology, Inc. Semiconductor memory cell and array using punch-through to program and read same
US7933142B2 (en) 2006-05-02 2011-04-26 Micron Technology, Inc. Semiconductor memory cell and array using punch-through to program and read same
US20110194363A1 (en) * 2006-05-02 2011-08-11 Micron Technology, Inc. Semiconductor memory cell and array using punch-through to program and read same
US8402326B2 (en) 2006-06-26 2013-03-19 Micron Technology, Inc. Integrated circuit having memory array including ECC and column redundancy and method of operating same
US20070297252A1 (en) * 2006-06-26 2007-12-27 Anant Pratap Singh Integrated circuit having memory array including ECC and/or column redundancy, and method of programming, controlling and/or operating same
US8069377B2 (en) 2006-06-26 2011-11-29 Micron Technology, Inc. Integrated circuit having memory array including ECC and column redundancy and method of operating the same
US7542340B2 (en) 2006-07-11 2009-06-02 Innovative Silicon Isi Sa Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
US7969779B2 (en) 2006-07-11 2011-06-28 Micron Technology, Inc. Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
US20080013359A1 (en) * 2006-07-11 2008-01-17 David Fisch Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
US8395937B2 (en) 2006-07-11 2013-03-12 Micron Technology, Inc. Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
US20090231898A1 (en) * 2006-07-11 2009-09-17 David Fisch Integrated Circuit Including Memory Array Having a Segmented Bit Line Architecture and Method of Controlling and/or Operating Same
US8492209B2 (en) 2007-01-26 2013-07-23 Micron Technology, Inc. Semiconductor device with electrically floating body
US20080180995A1 (en) * 2007-01-26 2008-07-31 Serguei Okhonin Semiconductor Device With Electrically Floating Body
US8796770B2 (en) 2007-01-26 2014-08-05 Micron Technology, Inc. Semiconductor device with electrically floating body
US8264041B2 (en) 2007-01-26 2012-09-11 Micron Technology, Inc. Semiconductor device with electrically floating body
US8518774B2 (en) 2007-03-29 2013-08-27 Micron Technology, Inc. Manufacturing process for zero-capacitor random access memory circuits
US20080237714A1 (en) * 2007-03-29 2008-10-02 Pierre Fazan Manufacturing Process for Zero-Capacitor Random Access Memory Circuits
US9276000B2 (en) 2007-03-29 2016-03-01 Micron Technology, Inc. Manufacturing process for zero-capacitor random access memory circuits
US8064274B2 (en) 2007-05-30 2011-11-22 Micron Technology, Inc. Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
US9257155B2 (en) 2007-05-30 2016-02-09 Micron Technology, Inc. Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
US8659956B2 (en) 2007-05-30 2014-02-25 Micron Technology, Inc. Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
US20080298139A1 (en) * 2007-05-30 2008-12-04 David Fisch Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and /or controlling same
US8659948B2 (en) 2007-06-01 2014-02-25 Micron Technology, Inc. Techniques for reading a memory cell with electrically floating body transistor
US20090016101A1 (en) * 2007-06-01 2009-01-15 Serguei Okhonin Reading Technique for Memory Cell With Electrically Floating Body Transistor
US8085594B2 (en) 2007-06-01 2011-12-27 Micron Technology, Inc. Reading technique for memory cell with electrically floating body transistor
US8446794B2 (en) 2007-09-17 2013-05-21 Micron Technology, Inc. Refreshing data of memory cells with electrically floating body transistors
US8797819B2 (en) 2007-09-17 2014-08-05 Micron Technology, Inc. Refreshing data of memory cells with electrically floating body transistors
US8194487B2 (en) 2007-09-17 2012-06-05 Micron Technology, Inc. Refreshing data of memory cells with electrically floating body transistors
US8536628B2 (en) 2007-11-29 2013-09-17 Micron Technology, Inc. Integrated circuit having memory cell array including barriers, and method of manufacturing same
US20090146219A1 (en) * 2007-12-11 2009-06-11 Danngis Liu Integrated circuit having memory cell array, and method of manufacturing same
US8349662B2 (en) 2007-12-11 2013-01-08 Micron Technology, Inc. Integrated circuit having memory cell array, and method of manufacturing same
US9019788B2 (en) 2008-01-24 2015-04-28 Micron Technology, Inc. Techniques for accessing memory cells
US20090201723A1 (en) * 2008-02-06 2009-08-13 Serguei Okhonin Single Transistor Memory Cell
US8014195B2 (en) 2008-02-06 2011-09-06 Micron Technology, Inc. Single transistor memory cell
US8325515B2 (en) 2008-02-06 2012-12-04 Micron Technology, Inc. Integrated circuit device
US8189376B2 (en) 2008-02-08 2012-05-29 Micron Technology, Inc. Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same
US20090200612A1 (en) * 2008-02-08 2009-08-13 Viktor Koldiaev Integrated Circuit Having Memory Cells Including Gate Material Having High Work Function, and Method of Manufacturing Same
US7957206B2 (en) 2008-04-04 2011-06-07 Micron Technology, Inc. Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US20090251958A1 (en) * 2008-04-04 2009-10-08 Philippe Bauser Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US8274849B2 (en) 2008-04-04 2012-09-25 Micron Technology, Inc. Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US9553186B2 (en) 2008-09-25 2017-01-24 Micron Technology, Inc. Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
US7947543B2 (en) 2008-09-25 2011-05-24 Micron Technology, Inc. Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
US20110223726A1 (en) * 2008-09-25 2011-09-15 Micron Technology, Inc. Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
US8790968B2 (en) 2008-09-25 2014-07-29 Micron Technology, Inc. Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
US20100075471A1 (en) * 2008-09-25 2010-03-25 Innovative Silicon Isi Sa Recessed Gate Silicon-On-Insulator Floating Body Device With Self-Aligned Lateral Isolation
US8315083B2 (en) 2008-10-02 2012-11-20 Micron Technology Inc. Techniques for reducing a voltage swing
US7933140B2 (en) 2008-10-02 2011-04-26 Micron Technology, Inc. Techniques for reducing a voltage swing
US20100091586A1 (en) * 2008-10-15 2010-04-15 Innovative Silicon Isi Sa Techniques for simultaneously driving a plurality of source lines
US7924630B2 (en) 2008-10-15 2011-04-12 Micron Technology, Inc. Techniques for simultaneously driving a plurality of source lines
US8223574B2 (en) 2008-11-05 2012-07-17 Micron Technology, Inc. Techniques for block refreshing a semiconductor memory device
US20100110816A1 (en) * 2008-11-05 2010-05-06 Innovative Silicon Isi Sa Techniques for block refreshing a semiconductor memory device
US20100142294A1 (en) * 2008-12-05 2010-06-10 Eric Carman Vertical Transistor Memory Cell and Array
US8213226B2 (en) 2008-12-05 2012-07-03 Micron Technology, Inc. Vertical transistor memory cell and array
US20100210075A1 (en) * 2009-02-18 2010-08-19 Innovative Silicon Isi Sa Techniques for providing a source line plane
US8319294B2 (en) 2009-02-18 2012-11-27 Micron Technology, Inc. Techniques for providing a source line plane
US9064730B2 (en) 2009-03-04 2015-06-23 Micron Technology, Inc. Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
US8710566B2 (en) 2009-03-04 2014-04-29 Micron Technology, Inc. Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
US20100259964A1 (en) * 2009-03-31 2010-10-14 Innovative Silicon Isi Sa Techniques for providing a semiconductor memory device
US8748959B2 (en) 2009-03-31 2014-06-10 Micron Technology, Inc. Semiconductor memory device
US9093311B2 (en) 2009-03-31 2015-07-28 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US8400811B2 (en) 2009-04-27 2013-03-19 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device having ganged carrier injection lines
US8351266B2 (en) 2009-04-27 2013-01-08 Micron Technology, Inc. Techniques for controlling a direct injection semiconductor memory device
US20100271858A1 (en) * 2009-04-27 2010-10-28 Innovative Silicon Isi Sa Techniques for providing a direct injection semiconductor memory device having ganged carrier injection lines
US8139418B2 (en) 2009-04-27 2012-03-20 Micron Technology, Inc. Techniques for controlling a direct injection semiconductor memory device
US20100271857A1 (en) * 2009-04-27 2010-10-28 Innovative Silicon Isi Sa Techniques for providing a direct injection semiconductor memory device
US9425190B2 (en) 2009-04-27 2016-08-23 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8508970B2 (en) 2009-04-27 2013-08-13 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8861247B2 (en) 2009-04-27 2014-10-14 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US20100271880A1 (en) * 2009-04-27 2010-10-28 Innovative Silicon Isi Sa Techniques for controlling a direct injection semiconductor memory device
US9240496B2 (en) 2009-04-30 2016-01-19 Micron Technology, Inc. Semiconductor device with floating gate and electrically floating body
US20100277982A1 (en) * 2009-04-30 2010-11-04 Innovative Silicon Isi Sa Semiconductor device with floating gate and electrically floating body
US8508994B2 (en) 2009-04-30 2013-08-13 Micron Technology, Inc. Semiconductor device with floating gate and electrically floating body
US8792276B2 (en) 2009-04-30 2014-07-29 Micron Technology, Inc. Semiconductor device with floating gate and electrically floating body
US8982633B2 (en) 2009-05-22 2015-03-17 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8498157B2 (en) 2009-05-22 2013-07-30 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US20100296327A1 (en) * 2009-05-22 2010-11-25 Innovative Silicon Isi Sa Techniques for providing a direct injection semiconductor memory device
US8537610B2 (en) 2009-07-10 2013-09-17 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US8817534B2 (en) 2009-07-10 2014-08-26 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9331083B2 (en) 2009-07-10 2016-05-03 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9076543B2 (en) 2009-07-27 2015-07-07 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8947965B2 (en) 2009-07-27 2015-02-03 Micron Technology Inc. Techniques for providing a direct injection semiconductor memory device
US8587996B2 (en) 2009-07-27 2013-11-19 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US20110019479A1 (en) * 2009-07-27 2011-01-27 Innovative Silicon Isi Sa Techniques for providing a direct injection semiconductor memory device
US8964461B2 (en) 2009-07-27 2015-02-24 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US20110019482A1 (en) * 2009-07-27 2011-01-27 Innovative Silicon Isi Sa Techniques for providing a direct injection semiconductor memory device
US9679612B2 (en) 2009-07-27 2017-06-13 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8315099B2 (en) 2009-07-27 2012-11-20 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US20110019481A1 (en) * 2009-07-27 2011-01-27 Innovative Silicon Isi Sa Techniques for providing a direct injection semiconductor memory device
US20110058436A1 (en) * 2009-09-04 2011-03-10 Innovative Silicon Isi Sa Techniques for sensing a semiconductor memory device
US8199595B2 (en) 2009-09-04 2012-06-12 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
US9812179B2 (en) 2009-11-24 2017-11-07 Ovonyx Memory Technology, Llc Techniques for reducing disturbance in a semiconductor memory device
US8760906B2 (en) 2009-11-24 2014-06-24 Micron Technology, Inc. Techniques for reducing disturbance in a semiconductor memory device
US8174881B2 (en) 2009-11-24 2012-05-08 Micron Technology, Inc. Techniques for reducing disturbance in a semiconductor device
US8699289B2 (en) 2009-11-24 2014-04-15 Micron Technology, Inc. Techniques for reducing disturbance in a semiconductor memory device
US8310893B2 (en) 2009-12-16 2012-11-13 Micron Technology, Inc. Techniques for reducing impact of array disturbs in a semiconductor memory device
US8416636B2 (en) 2010-02-12 2013-04-09 Micron Technology, Inc. Techniques for controlling a semiconductor memory device
US8964479B2 (en) 2010-03-04 2015-02-24 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
US20110216617A1 (en) * 2010-03-04 2011-09-08 Innovative Silicon Isi Sa Techniques for sensing a semiconductor memory device
US20110216605A1 (en) * 2010-03-04 2011-09-08 Innovative Silicon Isi Sa Techniques for providing a semiconductor memory device having hierarchical bit lines
US8411513B2 (en) 2010-03-04 2013-04-02 Micron Technology, Inc. Techniques for providing a semiconductor memory device having hierarchical bit lines
US8576631B2 (en) 2010-03-04 2013-11-05 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
US20110216608A1 (en) * 2010-03-05 2011-09-08 Innovative Silicon Isi Sa Techniques for reading from and/or writing to a semiconductor memory device
US8369177B2 (en) 2010-03-05 2013-02-05 Micron Technology, Inc. Techniques for reading from and/or writing to a semiconductor memory device
US8547738B2 (en) 2010-03-15 2013-10-01 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9524971B2 (en) 2010-03-15 2016-12-20 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9019759B2 (en) 2010-03-15 2015-04-28 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US8411524B2 (en) 2010-05-06 2013-04-02 Micron Technology, Inc. Techniques for refreshing a semiconductor memory device
US8630126B2 (en) 2010-05-06 2014-01-14 Micron Technology, Inc. Techniques for refreshing a semiconductor memory device
US9142264B2 (en) 2010-05-06 2015-09-22 Micron Technology, Inc. Techniques for refreshing a semiconductor memory device
US9263133B2 (en) 2011-05-17 2016-02-16 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US8531878B2 (en) 2011-05-17 2013-09-10 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9559216B2 (en) 2011-06-06 2017-01-31 Micron Technology, Inc. Semiconductor memory device and method for biasing same
US8773933B2 (en) 2012-03-16 2014-07-08 Micron Technology, Inc. Techniques for accessing memory cells

Similar Documents

Publication Publication Date Title
Dyck et al. Integrated arrays of silicon photodetectors for image sensing
US3378688A (en) Photosensitive diode array accessed by a metal oxide switch utilizing overlapping and traveling inversion regions
Buck et al. Influence of bulk and surface properties on image sensing silicon diode arrays
Chamberlain Photosensitivity and scanning of silicon image detector arrays
US3435138A (en) Solid state image pickup device utilizing insulated gate field effect transistors
US6075256A (en) Photoelectric converter, its driving method, and system including the photoelectric converter
US5841180A (en) Photoelectric conversion device, method of driving photoelectric conversion device, and system having the device
US5132541A (en) Sensor matrix
US4484210A (en) Solid-state imaging device having a reduced image lag
US4675739A (en) Integrated radiation sensing array
US5276407A (en) Sense amplifier
US6346700B1 (en) Delta-doped hybrid advanced detector for low energy particle detection
US3846820A (en) Mosaic for ir imaging using pyroelectric sensors in a bipolar transistor array
US5591963A (en) Photoelectric conversion device with dual insulating layer
US3206670A (en) Semiconductor devices having dielectric coatings
US4873561A (en) High dynamic range charge-coupled device
Amelio et al. Experimental verification of the charge coupled device concept
US4377817A (en) Semiconductor image sensors
US3997799A (en) Semiconductor-device for the storage of binary data
US3488636A (en) Optically programmable read only memory
US4879470A (en) Photoelectric converting apparatus having carrier eliminating means
US3043955A (en) Discriminating radiation detector
US4907054A (en) Matrix of photosensitive elements combining a phototransistor with a storage capacitor
Gatti et al. Semiconductor drift chamber—An application of a novel charge transport scheme
US4788581A (en) MOS dosimeter