US3303384A - Stepping-tube read-in circuit employing gates to selectively inhibit lower order counters to effect more efficient read-in of additional numbers - Google Patents

Stepping-tube read-in circuit employing gates to selectively inhibit lower order counters to effect more efficient read-in of additional numbers Download PDF

Info

Publication number
US3303384A
US3303384A US331677A US33167763A US3303384A US 3303384 A US3303384 A US 3303384A US 331677 A US331677 A US 331677A US 33167763 A US33167763 A US 33167763A US 3303384 A US3303384 A US 3303384A
Authority
US
United States
Prior art keywords
tube
pulses
counting
read
stepping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US331677A
Inventor
Crowther Gerald Offley
Jeynes Graham Frank
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Philips Corp
North American Philips Co Inc
Original Assignee
US Philips Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by US Philips Corp filed Critical US Philips Corp
Priority to US331677A priority Critical patent/US3303384A/en
Application granted granted Critical
Publication of US3303384A publication Critical patent/US3303384A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491Computations with decimal numbers radix 12 or 20.
    • G06F7/498Computations with decimal numbers radix 12 or 20. using counter-type accumulators
    • G06F7/4981Adding; Subtracting
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K29/00Pulse counters comprising multi-stable elements, e.g. for ternary scale, for decimal scale; Analogous frequency dividers

Definitions

  • This invention relates to counting circuits and more particularly to cold-cathode stepping-tube counting-circuits which may be used in small computing machines.
  • stepping tube is herein used to define a tube having an electrode assembly comprising a common electrode, a plurality of switching electrodes and a plurality of further electrodes, wherein a stream of electrons and ions may be caused to travel between the common electrode and one of the further electrodes and wherein one end of the stream of electrons may be caused to move from one to another of the further electrodes in a predetermined sequence by the application of suitable potentials to the switching electrodes.
  • the central electrode is circular and functions as an anode, the other electrodes being arranged in a circular row, and when in use, being returned to a potential more negative than that to which the anode is returned.
  • These other electrodes thus may correctly be regarded as cathodes; however, each position in the tube usually has associated with it three or four of these electrodes and it is convenient to distinguish them by referring to those on which the glow discharge rests between pulses as main cathodes or cathodes and to refer to the other electrodes as guide electrodes or guides.
  • the invention is directed towards a provision of a circuit arrangement for providing a read-in facility by means of which a number may be added to a number already stored in the counting circuit.
  • a cold-cathode stepping-tube counting-circuit including a chain of cold-cathode stepping-tubes arranged in cascade operates to count a succession of pulses and to store the number thus counted.
  • Means are present between each pair of successive stepping-tube stages for providing a carry facility from one stage to the next following stage of higher order, and for selectively inhibiting the stepping of those stages preceding a selected stage so that, when it is desired to add a second number to a number already stored in the chain, digits can be added separately to separate stages of the stepping-tube chain without affecting other stages.
  • the counting-circuit includes means for inhibiting the operation of the earliest, lowest order stage whereby a second number can be counted into the chain without stepping the said earliest stage.
  • FIGURE 1 is a circuit diagram of a first embodiment
  • FIGURE 2 is a circuit diagram of a second embodiment
  • FIGURE 3 is a circuit diagram illustrating additional features.
  • FIGURE 1 this illustrates a chain of cold-cathode stepping-tubes which are operative to count input pulses fed to the chain; these tubes will hereinafter be referred to as counting-tubes.
  • the counting chain is arranged to receive A guide pulses along an A pulse line APL and B guide pulses along a B pulse line BPL.
  • Prepulses are supplied from a pre-pulse line PP to the ninth cathodes K9 of each of the counting tubes so as to provide carry pulses from each stage to the next succeeding stage, the inter-stage couplings each comprising a K ohm resistor R7 and a 20 pf. capacitor C10.
  • the operation of this circuit is described in the specifications referred to above and will not be repeated herein except in so far as it directly concerns the present invention.
  • FIGURE 1 This facility is provided in FIGURE 1 by providing a positive line, suitably 2 volt as indicated on the figure, to which the ninth cathode K9 of each counting tube can be returned when it is desired to inhibit stepping of the next succeeding counting tube.
  • a positive line suitably 2 volt as indicated on the figure
  • resistor R10 connected to the K9 cathode of each counting tube, each resistor R10 being connectable through an individual switch S2 to a 2 volt positive line.
  • the pre-pulses are applied to the A guides of Va through a first gate circuit comprising a transistor'Trl and a second 'gate' Circuit comprising a transistor Tr2 and diodes D1 and D2.
  • a first gate circuit comprising a transistor'Trl and a second 'gate' Circuit comprising a transistor Tr2 and diodes D1 and D2.
  • These two gate circuits are identical to the inter-stage gates the operation of which and the component values for which are described in the aforesaid US. Application Serial No. 331,676.
  • the junction of each resistor R7 and capacitor C is connected through a switch S2 to a common prepulse line: at the input to the gate circuits preceding the units tube Vu the resistor R7 is omitted.
  • switches 82k and 83h are operated, all the other switches S2 and S3 remaining open, and the circuit will then proceed to count pulses in hundreds.
  • this circuit may conveniently be summarised as follows. First a positive pre-bias is applied to the gate circuit immediately before the steppingtube to which the input is to be applied, so as permanently to open this gate circuit to the pre-pulses. Secondly, negative-going pre-pulses are applied to this gate circuit only and not to any of the other gate circuits. Thirdly, an inter-stage coupling circuit is provided between each gate in order that counts can be carried" to each higher-order stage, but these coupling circuits must inhibit the application of pro-pulses in a backward" direction.
  • FIGURE 2 illustrates an embodiment in which transistor TrZ'is a high-voltage transistor adapted to withstand a voltage of some v. or more between its emitter and its collector.
  • transistor TrZ' is a high-voltage transistor adapted to withstand a voltage of some v. or more between its emitter and its collector.
  • this enables the diode D2 to be dispensed with and the A guides GA of each tube, of which only the guides of tube Vt are shown in this figure, are connected directly to the collector of T12 and are also returned to the v. negative line through resistor R5.
  • the cathode K9 of the units tube Va is connected to a resistor R10 which in turn is connectable through switch S2t to a 2 v. positive line.
  • This arrangement is in efiect the same as that illustrated in FIGURE 1 and the omission of diode D2 does not affect .the portion of the circuit with which the read-in facilities are connected.
  • FIGURE 3 is a further embodiment showing a circuit similar to that illustrated in FIGURE 1 but also embodying read-out facilities and also showing the connections for a chain of number-indicating tubes.
  • the circuit as shown in FIGURE 3 is in the coun position, that is to say the position in which it will receive and count normal unit pulses applied over the A, B and pre-pulse lines.
  • switch S1 is switched to the read-out position.
  • switch S1 When it is desired to perform an addition by reading-in numbers onto the number already sorted in the counting-chain then switch S1 is switched to the count position and the appropriate switches S2 are operated and the appropriate read-in pulses are then applied to the counting-chain.
  • switch S1 When a number of several figures, for example, three figures, is to be added to a number already stored in the count ing-chain then it is possible to add in the appropriate number of units digits, the appropriate number of tens digits and the appropriate number of hundreds digits in through separate operations.
  • For adding in units the switches 82a and 53a will be closed, for adding in tens digits the switches S2: and S3t will be closed, and for adding in the hundreds digits switches 82k and 83h will be closed.
  • the units pulses can be added in in one operation and the remainder of the addition performed in another operation by applying the appropriate number of pulses to the tens stage.
  • a cold cathode stepping tube counting circuit comprising a chain of cold' cathode stepping tubes arranged in cascaded stages, means applying a first series of counting pulses to each of said stages of said counter for storing a first number therein, a gating circuit connected between each pair of successive stepping tube stages for providing a carry from a lower tube to the next successive tube inascending order, means for applying a second series of counting pulses to each of said stages, said second series representative of a plurality of digits of a multidigit-rnultiorder number, and inhibiting means connected to said gating means for inhibiting the passage of said second series of pulses to those counting stages of an order lower than'the order of the applied digit in said multidigit-multiorder number.
  • a counting-circuit as claimed in claim 1 including a common counting pulse line and wherein each of said tubes includes at least one set of guides, and each of said gating circuits comprises a diode connected between said common counting pulse line and said set of guides of the stage succeeding the gating circuit, means for applying to the diode a blocking voltage preventing the diode from passing the said counting pulses, a first transistor, means for retaining the first transistor in a first state to provide said blocking voltage to said diode, means for switching said transistor to a second state to remove said voltage, said means being operable when a carry results from the stepping tube stage preceding the gating circuit to the stepping tube stage succeeding the gating circuit, and means for selectively unblocking one of said gating circuit diodes to cause counting in the stepping tube stages succeeding the selected gating circuit.
  • each gate further includes a second transistor for switching said first transistor from said first state to said second state, means for applying counting-pulses to the second transistor, means for inhibiting response of said second transistor to said counting pulses by applying a voltage to said transistor and means for selecting a gating circuit by removing said voltage from the second transistor of the selected gating circuit to cause response of said second transistor to said counting pulses.
  • a cold cathode stepping tube counting chain comprising, a plurality of gaseous discharge tubes arranged in a cascade of successively higher order stages, each of said tubes having a plurality of successively higher order representation cathodes and at least one cycling terminal for successively switching the said discharge along the respective order cathodes in ascending order, means applying a cycling pulse to the cycling terminal of the first of said stages, gating means interconnecting the cycling terminal of each subsequently higher order stage with the highest order cathode terminal of each preceding stage, said gating means including an input terminal for receiving control pulses, a first transistor having input, output and common electrodes, said input electrode being coupled to said terminal and to said highest order cathode of each of said stages but the last, a second transistor having input, output and common electrodes, the input electrode of said second transistor coupled to the output electrode of said first transistor, means coupling the common electrodes of both first and second transistors to a reference point, a first diode coupling the output electrode of said second transistor to the

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Treatment Of Fiber Materials (AREA)

Description

3 Sheets-Sheet 1 Feb 1957 G. o. CROWTHER ETAL STEPPING-TUBE READIN CIRCUIT EMPLOYING GATES TO SELECTIVELY INHIBIT LOWER ORDER COUNTERS TO EFFECT MORE EFFICIENT READ-IN OF ADDITIONAL NUMBERS Filed Dec. 19, 1963 o o y f M i v A V v m Nm zmww #NW vmww mm mm M v o W Om P I 0 mm P a O NT v M A NEW OPE w QM? MIW NI OE v fimmm 01M NEW 0? PM fi m PM L v "E iAT .lTL- MU ltg Fm PU TC. 090 N P TC. OPU PM N C. 7:. CPU m. 1 1 iv L a 0 Fl fiAATII O @O W @O o 4 @x L x L A QM KT 6Q PO @m m DZ 1 o mhv O n. m i
GERALD O. CROWTHER GRAHAM F. JEYNES AGENT 3,303,384 LECTIVELY EFFICIENT 3 Sheets-Sheet 5 G. O. CROWTHER ETAL AD-IN CIRCUIT EMPLOYING GATES TO sE INHIBIT LOWER ORDER COUNTERS TO EFFECT MORE READ-IN OF ADDITIONAL NUMBERS STEPPING-TUBE RE "E w o O T N o M x NW a A cmw X A w 50 :w A m m w 3w 9mm m 3 AM E300 A H 09 10 mm o A Q A 9- L mmuw M w A a mmw m. N wmmm 08 3% E Rm 0% I Em mm 0E v t E Y 5 Na No 11 E U w E -P F F U l-v T] I U w.m o I? o PA .5 7 we Q E Q L I x I I5 5 E 3 mm I 0 3.? Em A #2 Feb. 7, 1967 Filed Dec. 19 1963 m miu GERALD 0. CROWTHER GRAHAM F. JEYNES BY $2 4% AGENT United States Patent 3,303 384 STEPPING-TUBE READ-IN CIRCUIT EMPLOYING GATES TO SELECTIVELY INHIBIT LOWER OR- DER COUNTERS T0 EFFECT MORE EFFICIENT READ-IN 0F ADDITIONAL NUMBERS Gerald Ofi'ley Crowther and Graham Frank Jeynes, Cheam, Surrey, England, assignors to North American Philips Company, Inc., New York, N.Y.
Filed Dec. 19, 1963, Ser. No. 331,677 4 Claims. (Cl. 31584.5)
This invention relates to counting circuits and more particularly to cold-cathode stepping-tube counting-circuits which may be used in small computing machines.
The term stepping tube is herein used to define a tube having an electrode assembly comprising a common electrode, a plurality of switching electrodes and a plurality of further electrodes, wherein a stream of electrons and ions may be caused to travel between the common electrode and one of the further electrodes and wherein one end of the stream of electrons may be caused to move from one to another of the further electrodes in a predetermined sequence by the application of suitable potentials to the switching electrodes.
Usually, the central electrode is circular and functions as an anode, the other electrodes being arranged in a circular row, and when in use, being returned to a potential more negative than that to which the anode is returned. These other electrodes thus may correctly be regarded as cathodes; however, each position in the tube usually has associated with it three or four of these electrodes and it is convenient to distinguish them by referring to those on which the glow discharge rests between pulses as main cathodes or cathodes and to refer to the other electrodes as guide electrodes or guides.
In known stepping tubes the transfer of the discharge from its rest position on one cathode to its rest position on the next cathode is thus effected by means of a plurality of guide electrodes; where there are two guide electrodes between adjacent cathodes the guide next to the cathode in the direction of rotation of the discharge is usually termed the first" or A guide and the next guide again in the direction of rotation of the discharge is termed the second or B guide. Throughout this specification the terms A guide and B guide will be used. In these known tubes all the A guides are usually connected together or commoned inside the envelope and all the B guides are similarly connected together; in operation the discharge is transferred in its entirety from its rest position on one cathode to an A guide, then from the said A guide to a B guide and finally from the B guide to the next cathode.
The invention is directed towards a provision of a circuit arrangement for providing a read-in facility by means of which a number may be added to a number already stored in the counting circuit.
When it is desired to add two numbers together in such a-machine, that is to say when it is desired to add to a number already stored in a portion of the machine a second number, then it is often inconvenient to add this number by means of single digit pulses. Thus for instance suppose the number to be added, the second number referred to above, is a four figure number. To add this number by unit digits it will be necessary to count some thousands of digit pulses into the stored number before the addition process is applied. However if the number were added separately units, tens, hundreds and thousands digits into the appropriate decade stages of the store, the greatest number of pulses then necessary would be nine for each decade or a total number of thirty-six for the four decades. Such ice a process would obviously be much quicker and more convenient than adding the two numbers together by a succession of unit digits.
According to one aspect of the present invention a cold-cathode stepping-tube counting-circuit including a chain of cold-cathode stepping-tubes arranged in cascade operates to count a succession of pulses and to store the number thus counted. Means are present between each pair of successive stepping-tube stages for providing a carry facility from one stage to the next following stage of higher order, and for selectively inhibiting the stepping of those stages preceding a selected stage so that, when it is desired to add a second number to a number already stored in the chain, digits can be added separately to separate stages of the stepping-tube chain without affecting other stages.
According to another aspect of the invention, the counting-circuit includes means for inhibiting the operation of the earliest, lowest order stage whereby a second number can be counted into the chain without stepping the said earliest stage.
Embodiments of the invention will now be described with reference to .the accompanying diagrammatic drawings in which,
FIGURE 1 is a circuit diagram of a first embodiment,
FIGURE 2 is a circuit diagram of a second embodiment, and
FIGURE 3 is a circuit diagram illustrating additional features.
Referring now to FIGURE 1 this illustrates a chain of cold-cathode stepping-tubes which are operative to count input pulses fed to the chain; these tubes will hereinafter be referred to as counting-tubes. As described in our copending applications Serial Nos. 331,676 and 331,678, both filed December 19, 1963, the counting chain is arranged to receive A guide pulses along an A pulse line APL and B guide pulses along a B pulse line BPL. Prepulses are supplied from a pre-pulse line PP to the ninth cathodes K9 of each of the counting tubes so as to provide carry pulses from each stage to the next succeeding stage, the inter-stage couplings each comprising a K ohm resistor R7 and a 20 pf. capacitor C10. The operation of this circuit is described in the specifications referred to above and will not be repeated herein except in so far as it directly concerns the present invention.
If it is desired to read-in a number other than 2. units number it is necessary to inhibit all stages, prior to the stage into which the number is to be read, from responding to the read-in pulses. Thus for instance if we wish to read-in the number 800 then we can do this by stepping the hundreds digit eight times but we must at the same time ensure that the tens and the units tubes are not stepped. A further requirement however is that the normal carry facility from one stage to the next succeeding stage should remain unaffected so that if we read-in 800 the hundreds stage must be able, if necessary, to provide a carry pulse to step the thousands stage on when the hundreds stage reaches the digit zero.
This facility is provided in FIGURE 1 by providing a positive line, suitably 2 volt as indicated on the figure, to which the ninth cathode K9 of each counting tube can be returned when it is desired to inhibit stepping of the next succeeding counting tube. This is effected by providing a resistor R10 connected to the K9 cathode of each counting tube, each resistor R10 being connectable through an individual switch S2 to a 2 volt positive line. In order to inhibit the units tube Vu from being stepped by read-in pulses applied along the A, the B, and the pre-pulse lines, the pre-pulses are applied to the A guides of Va through a first gate circuit comprising a transistor'Trl and a second 'gate' Circuit comprising a transistor Tr2 and diodes D1 and D2. These two gate circuits are identical to the inter-stage gates the operation of which and the component values for which are described in the aforesaid US. Application Serial No. 331,676. The junction of each resistor R7 and capacitor C is connected through a switch S2 to a common prepulse line: at the input to the gate circuits preceding the units tube Vu the resistor R7 is omitted. Certain of the circuit components appertaining to the units, tens" and hundreds stages have been indicated by the suffixes u, t and h respectively.
First of all consider the operation of the circuit when it is desired to count pulses into the units stage in a manner similar to that described in our co-pending U.S. application 331,676. To do this the base of Trl in the gate preceding the units tube'Vu is raised to a positive voltage of 2 volts by closing switch 82a and this switches olf Trl so that it becomes non-conducting. At the same time switch 83a is also closed so that pre-pulses appearing on the common pre-pulse line can now be applied through capacitor C10 to the base of Trl. When a pre-pulse now appears on the common pre-pulse line and is applied throughS3u and C10 to the base of this transistor T11 it causes Tr1 to conduct which in turn causes Tr2 to cut off and to open the gate formed by Tr2, D1 and D2 thus permitting the A pulse, which follows shortly after the pre-pulse, to be applied in full to the A guides GA of tube Vu as described in the above-mentioned application. Thus for normal counting, that is to say when the pulses to be counted are applied to the units stage, the circuit functions in a way that is identical with the circuit described in the above-mentioned application except that gate circuits are provided not only between stepping-tube stages but also in front of the first stage. The provision of the resistor R7 in series with the capacitor C10 does not substantially alter the inter-stage coupling.
Consider now a situation where it is desired to step the tens tube Vt, and to perform the usual carry operations down the chain, that is to say in the succeeding stages. This kind of operation may arise where it is desired, for
instance, to count into the chain a number such as 80 where the counting of eight digits each representing ten can be accomplished much more quickly than the counting of eightly digits each representing one. To do this switches S2t and S3t are both closed so that the pre-pulses are applied only, through C10, to the base of the transistor Trl connected to the cathode K9 of the units tube Vu, while the base of this transistor is biased to non-conduction by returning it to the 2 v. positive line. The resistor R7 inhibits Tr2 from clamping the left-hand side of C10 to the collector voltage of Tr2. As 82a and 53a remain open then the gate circuit preceding tube Vu remains closed. If now eight sets of pulses, each set comprising a pre-pulse an A pulse and a B pulse, are caused to appear at the appropriate pulse lines, the tube Vt will be caused to step eight times and any carry operation necessary in the succeeding stages will be effected in the usual manner. 7
Similarly if it is required to count digits into the hundreds stage only then switches 82k and 83h are operated, all the other switches S2 and S3 remaining open, and the circuit will then proceed to count pulses in hundreds.
The main features of this circuit may conveniently be summarised as follows. First a positive pre-bias is applied to the gate circuit immediately before the steppingtube to which the input is to be applied, so as permanently to open this gate circuit to the pre-pulses. Secondly, negative-going pre-pulses are applied to this gate circuit only and not to any of the other gate circuits. Thirdly, an inter-stage coupling circuit is provided between each gate in order that counts can be carried" to each higher-order stage, but these coupling circuits must inhibit the application of pro-pulses in a backward" direction.
FIGURE 2 illustrates an embodiment in which transistor TrZ'is a high-voltage transistor adapted to withstand a voltage of some v. or more between its emitter and its collector. As explained in the above-mentioned application this enables the diode D2 to be dispensed with and the A guides GA of each tube, of which only the guides of tube Vt are shown in this figure, are connected directly to the collector of T12 and are also returned to the v. negative line through resistor R5. In this arrangement the cathode K9 of the units tube Va is connected to a resistor R10 which in turn is connectable through switch S2t to a 2 v. positive line. This arrangement, it will be seen, is in efiect the same as that illustrated in FIGURE 1 and the omission of diode D2 does not affect .the portion of the circuit with which the read-in facilities are connected.
FIGURE 3 is a further embodiment showing a circuit similar to that illustrated in FIGURE 1 but also embodying read-out facilities and also showing the connections for a chain of number-indicating tubes. In this arrangement the circuit as shown in FIGURE 3 is in the coun position, that is to say the position in which it will receive and count normal unit pulses applied over the A, B and pre-pulse lines. When'it is desired to read-out a number stored in the counting chain, that is to say when this number is to be displayed upon a ,chain of number-indicating tubes, switch S1 is switched to the read-out position. When it is desired to perform an addition by reading-in numbers onto the number already sorted in the counting-chain then switch S1 is switched to the count position and the appropriate switches S2 are operated and the appropriate read-in pulses are then applied to the counting-chain. Where a number of several figures, for example, three figures, is to be added to a number already stored in the count ing-chain then it is possible to add in the appropriate number of units digits, the appropriate number of tens digits and the appropriate number of hundreds digits in through separate operations. For adding in units the switches 82a and 53a will be closed, for adding in tens digits the switches S2: and S3t will be closed, and for adding in the hundreds digits switches 82k and 83h will be closed.
Alterntaively, the units pulses can be added in in one operation and the remainder of the addition performed in another operation by applying the appropriate number of pulses to the tens stage.
What we claim is:
1. A cold cathode stepping tube counting circuit comprising a chain of cold' cathode stepping tubes arranged in cascaded stages, means applying a first series of counting pulses to each of said stages of said counter for storing a first number therein, a gating circuit connected between each pair of successive stepping tube stages for providing a carry from a lower tube to the next successive tube inascending order, means for applying a second series of counting pulses to each of said stages, said second series representative of a plurality of digits of a multidigit-rnultiorder number, and inhibiting means connected to said gating means for inhibiting the passage of said second series of pulses to those counting stages of an order lower than'the order of the applied digit in said multidigit-multiorder number.
2. A counting-circuit as claimed in claim 1 including a common counting pulse line and wherein each of said tubes includes at least one set of guides, and each of said gating circuits comprises a diode connected between said common counting pulse line and said set of guides of the stage succeeding the gating circuit, means for applying to the diode a blocking voltage preventing the diode from passing the said counting pulses, a first transistor, means for retaining the first transistor in a first state to provide said blocking voltage to said diode, means for switching said transistor to a second state to remove said voltage, said means being operable when a carry results from the stepping tube stage preceding the gating circuit to the stepping tube stage succeeding the gating circuit, and means for selectively unblocking one of said gating circuit diodes to cause counting in the stepping tube stages succeeding the selected gating circuit.
3. A counting-circuit as claimed in claim 1 wherein each gate further includes a second transistor for switching said first transistor from said first state to said second state, means for applying counting-pulses to the second transistor, means for inhibiting response of said second transistor to said counting pulses by applying a voltage to said transistor and means for selecting a gating circuit by removing said voltage from the second transistor of the selected gating circuit to cause response of said second transistor to said counting pulses.
4. A cold cathode stepping tube counting chain comprising, a plurality of gaseous discharge tubes arranged in a cascade of successively higher order stages, each of said tubes having a plurality of successively higher order representation cathodes and at least one cycling terminal for successively switching the said discharge along the respective order cathodes in ascending order, means applying a cycling pulse to the cycling terminal of the first of said stages, gating means interconnecting the cycling terminal of each subsequently higher order stage with the highest order cathode terminal of each preceding stage, said gating means including an input terminal for receiving control pulses, a first transistor having input, output and common electrodes, said input electrode being coupled to said terminal and to said highest order cathode of each of said stages but the last, a second transistor having input, output and common electrodes, the input electrode of said second transistor coupled to the output electrode of said first transistor, means coupling the common electrodes of both first and second transistors to a reference point, a first diode coupling the output electrode of said second transistor to the cyling terminal of the next successive stage in ascending order, a second diode coupling said means applying a cycling pulse to the cycling terminal of said next successive stage, means for biasing said diodes such that a pulse will reach the cycling terminal of said next successive stage upon the coincidence of first and second pulses to said first and second diodes, said second transistor switching said first transistor from said first state to said second state, means for applying counting-pulses to the second transistor, means for inhibiting response of said second transistor to said counting pulses by applying a voltage to said transistor, and means for selecting a gating circuit by removing said voltage from the second transistor of the selected gating circuit to cause response of said second transistor to said counting pulses.
References Cited by the Examiner UNITED STATES PATENTS 2,595,045 4/1952 Desch et al. 32851 X 2,714,179 7/1955 Thomas et al. 31584.6 2,793,806 5/1957 Lindsmith 328-51 2,975,329 3/1961 Irving et al. 31584.6 3,212,009 10/1965 Parker 32851 X ARTHUR GAUSS, Primary Examiner.
I. S. HEYMAN, Assistant Examiner.

Claims (1)

1. A COLD CATHODE STEPPING TUBE COUNTING CIRCUIT COMPRISING A CHAIN OF COLD CATHODE STEPPING TUBES ARRANGED IN CASCADED STAGES, MEANS APPLYING A FIRST SERIES OF COUNTING PULSES TO EACH OF SAID STAGES OF SAID COUNTER FOR STORING A FIRST NUMBER THEREIN, A GATING CIRCUIT CONNECTED BETWEEN EACH PAIR OF SUCCESSIVE STEPPEING TUBE STAGES FOR PROVIDING A CARRY FROM A LOWER TUBE TO THE NEXT SUCCESSIVE TUBE IN ASCENDING ORDER, MEANS FOR APPLYING A SECOND SERIES OF COUNTING PULSES TO EACH OF SAID STAGES, SAID SECOND SERIES REPRESENTATIVE OF A PLURALITY OF DIGITS OF A MULTIDIGIT-MULTIORDER NUMBER, AND INHIBITING MEANS CONNECTED TO SAID GATING MEANS FOR INHIBITING THE PASSAGE OF SAID SECOND SERIES OF PULSES TO THOSE COUNTING STAGES OF AN ORDER LOWER THAN THE ORDER OF THE APPLIED DIGIT IN SAID MULTIDIG-MULTIORDER NUMBER.
US331677A 1963-12-19 1963-12-19 Stepping-tube read-in circuit employing gates to selectively inhibit lower order counters to effect more efficient read-in of additional numbers Expired - Lifetime US3303384A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US331677A US3303384A (en) 1963-12-19 1963-12-19 Stepping-tube read-in circuit employing gates to selectively inhibit lower order counters to effect more efficient read-in of additional numbers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US331677A US3303384A (en) 1963-12-19 1963-12-19 Stepping-tube read-in circuit employing gates to selectively inhibit lower order counters to effect more efficient read-in of additional numbers

Publications (1)

Publication Number Publication Date
US3303384A true US3303384A (en) 1967-02-07

Family

ID=23294897

Family Applications (1)

Application Number Title Priority Date Filing Date
US331677A Expired - Lifetime US3303384A (en) 1963-12-19 1963-12-19 Stepping-tube read-in circuit employing gates to selectively inhibit lower order counters to effect more efficient read-in of additional numbers

Country Status (1)

Country Link
US (1) US3303384A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2595045A (en) * 1940-03-20 1952-04-29 Ncr Co Calculating machine
US2714179A (en) * 1952-02-19 1955-07-26 Nat Res Dev Multi-electrode gaseous-discharge tube circuits
US2793806A (en) * 1952-07-07 1957-05-28 Clary Corp Readout gating and switching circuit for electronic digital computer
US2975329A (en) * 1957-10-01 1961-03-14 Ferranti Ltd Electronic counters
US3212009A (en) * 1962-09-13 1965-10-12 Decca Ltd Digital register employing inhibiting means allowing gating only under preset conditions and in certain order

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2595045A (en) * 1940-03-20 1952-04-29 Ncr Co Calculating machine
US2714179A (en) * 1952-02-19 1955-07-26 Nat Res Dev Multi-electrode gaseous-discharge tube circuits
US2793806A (en) * 1952-07-07 1957-05-28 Clary Corp Readout gating and switching circuit for electronic digital computer
US2975329A (en) * 1957-10-01 1961-03-14 Ferranti Ltd Electronic counters
US3212009A (en) * 1962-09-13 1965-10-12 Decca Ltd Digital register employing inhibiting means allowing gating only under preset conditions and in certain order

Similar Documents

Publication Publication Date Title
US2735005A (en) Add-subtract counter
US3102209A (en) Transistor-negative resistance diode shifting and counting circuits
US3675239A (en) Unlimited roll keyboard circuit
US2436963A (en) Electronic counting chain with decimal indicators
US3530284A (en) Shift counter having false mode suppression
US2705108A (en) Electronic adder-accumulator
US2584811A (en) Electronic counting circuit
US3005917A (en) Transistor counting circuit having resistor and diode interstage coupling means
US2700756A (en) Number comparing device for accounting or similar machines
US3083305A (en) Signal storage and transfer apparatus
US2860327A (en) Binary-to-binary decimal converter
US2868455A (en) Binary counter with fast carry
US2756934A (en) Electronic counter
US3303384A (en) Stepping-tube read-in circuit employing gates to selectively inhibit lower order counters to effect more efficient read-in of additional numbers
US2562591A (en) Electronic counting circuit
US2577075A (en) Binary-decade counter
US2889987A (en) Electrical counter for diminishing counts
US3050685A (en) Digital frequency divider and method
USRE26822E (en) Steeping tube head-in circuit employing gates to selectively inhibit lower order counters to effect more efficient read-in of additional numbers
US3076956A (en) Reversible counter
US3304436A (en) Semiconductor counting circuits
US3192406A (en) Semiconductor counting circuits using a diode matrix
US2807419A (en) Pre-set recycling glow transfer counter
US3308337A (en) Stepping-tube multiple-store circuit employing plural counter chains selectively gated through single interstage gating chain
US2785859A (en) Carry circuit for parallel operated accumulator