US3002183A - Digital computing - Google Patents

Digital computing Download PDF

Info

Publication number
US3002183A
US3002183A US475521A US47552154A US3002183A US 3002183 A US3002183 A US 3002183A US 475521 A US475521 A US 475521A US 47552154 A US47552154 A US 47552154A US 3002183 A US3002183 A US 3002183A
Authority
US
United States
Prior art keywords
elements
core
winding
windings
diverging
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US475521A
Inventor
Guterman Sadia Sydney
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Priority to US475521A priority Critical patent/US3002183A/en
Application granted granted Critical
Publication of US3002183A publication Critical patent/US3002183A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/02Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements
    • G11C19/04Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using cores with one aperture or magnetic loop

Description

P 1961 s. S. GUTERMAN 3,002,183
DIGITAL COMPUTING Filed Dec. 15, 1954 INPU T 0 aurpu-r OUTPUT aurpur au-rpur INVENTOR SA D/A SYDNEY GuTERMA/v ATTORNEY nite States This invention relates to computing, and particularly to the use of magnetic or electric field-sustaining elements in the handling of computations or analogous information in code pattern as, for example, a binary code utilizing two contrasting digits adapted for representation in the form of two contrasting magnetic or electric field conditions brought about alternately in each of said elements by application of code-controlled pulse energy thereto.
The invention is characterized by the application, to one or more field-sustaining elements of the character indicated, of circuitry operable to cause a single one of such elements to deliver signal energy in selective manner to a designated one of two outlet points so that said single field-sustaining element becomes, in effect, a nuclear point from which signal energy may flow selectively to two ultization points, each of equal and coordinate accessibility and therefore individually available for receipt of a given transmitted signal to the exclusion of the other utilization point, according to the selection impressed upon the transmitting element constituting said nuclear point.
The invention is herein illustrated and described in several forms it may assume, each of which forms incorporates a plurality of toroidal cores, each being of material having high magnetic retentivity, and each having the potentiality for relatively slow variation of magnetic flux intensity from a maximum in one polar direction to a maximum in the opposite polar direction, in response to application of correspondingly low flux-shifting energy to conductors wound upon said cores. It is to be understood, however, that the invention may be embodied in other forms differing from those herein disclosed, but based upon the same controlling principles.
In the drawing:
FIG. 1 is a diagram of components and electrical connections constituting an embodiment of the invention;
FIG. 2 shows a second embodiment; and
FIG. 3 shows a flow pattern diflfering from those of FIGS. 1 and 2.
Referring first to FIG. 1, the embodiment, there illustrated, includes a rectangular two-dimension pattern of magnetic cores A to J of toroidal form and of ferromagnetic composition providing a rectangular or nearrectangular hysteresis loop characteristic facilitating the driving of each core to a condition of saturation in one polar direction or the other, as driving shif current is applied to one or the other of the x and y shift windings, which windings are connected in separate circuits (not shown) including separate driver elements normally in non-conducting states, but individually tiriggerable to cause delivery of an x or y shift pulse, according to whether it is desired to advance the coded information along vertical rows (such as row ACF) of the twodimension register, or along horizontal rows of the register, such as row A-B-D.
In addition to the shift windings x and y, each core has input windings i and i and a single output winding 2. The windings i and i on the respective cores serve as input whereby signals may be applied to the cores by means of signal energy delivered to a selected one of said windings, i or i as the case may be. Delivery of such signal energy to a given core, by way of either of said input windings, will operate to reverse the flux-saturation condition preexisting in said core, thus writing in Patented Sept. 26, 1961 to said core a new digital value. out of such value will be by way of the output winding z, now to be described.
The output wind-ing z of any given core has connection with the input winding i of the horizontally adjacent core, and also with the input winding i of the vertically adjacent core, but in said connections there are interposed delay networks N and N respectively, preceded by diodes D and D respectively, the former diode being receptive to E.M.F. of positive polarity only, whereas the latter is relatively impervious to positive but receptive to negative Both the D and D sets of diodes are constructed and composed in such a manner as to have maximum resistivity when the application is of low magnitude, and to carry out the purposes of the invention the delay networks N and N (as well as associated components of the register) are so designed that the energy transfer from core to core occurs at relatively slow speed. Because of this relatively slow rate of signal energy transfer, the core flux-reversing process is correspondingly protracted; hence development in the intercore circuitry is of a low order, so that current values through the diodes remain at a minimum level that is too insignificant to be a signal transferring factor or a circuit loading factor.
Let it now be supposed that core A is flux-saturated in the polar direction corresponding to the code value of l, and let it further be supposed that a shift pulse is applied to the x winding of core A. The positive E.M.F. developed on output winding z of core A will be high, as the shift pulse is relatively strong. The output current will flow thrugh diode D and network N arriving (after the prescribed delay period inherent in the design of N at the input winding i of core C, where it becomes eflfective (over a protracted time interval, as above noted) to reverse the flux-saturation polarity of core C from the 0 state to the 1 state. Thus the code value 1 is shifted horizontally from core A to core C of the register under the control of the horizontally acting shift pulse P The described flux reversal in core C operates to develop a negative in output winding z of core C. Because of this a current can pass through diode D linking cores C and E. However, the accompanying E.M.F .is very small; hence such current fiow is too small in magnitude to present any appreciable loading factor to interfere with the proper functioning of core C, nor will it be in any respect capable of altering the flux status of the core E. In other words, the code signal transfer will be from core A to core C only (under the hypothesis assumed) and neither core E nor any other core of the two-dimensional register will be aifected. In analogous fashion the coded signal could have been shifted vertically from core A to core B if shift pulse P rather than pulse P had been applied.
It is to be understood that the two dimensions of the register may be increased to include more stages, as desired, both vertically and horizontally. Also, all shift pulses P to the horizontal shift-controlling windings x are preferably applied simultaneously by wiring all of the windings x in series relation to a suitable potential source at one terminal of the x shift line, whose other terminal would be constituted by a suitable driver element, such as a pentode tube, facilitating control of the timing and duration of each shift pulse, in conventional manner. The shift line may likewise include all windings in series relation, and a similar driver permitting P pulse application at time period-s other than those marked by P pulse application, and in accordance with whether vertical propagation of the coded data, rather than horizontal propagation, is desired.
The FIG. 2 embodiment is the same as that of FIG. 1 except that the i and i windings of each core are con- The subsequent readsolidated into a single i winding for each core, which single winding may receive input signals of opposite polarities on diiferent occasions, to produce opposite flux saturation conditions for flux reversal in the associated cores, as requirements dictate. In allother respects the mode of operation is the same, and'the corresponding parts are correspondingly designated in' both views.
In refering to vertical and horizontal operation, it is intended to embrace any combination of diverging data transfer paths by means of which information may be moved along the register to two selected output points in predetermined fashion, and irrespective of the physical degree of divergence of one path in relation to the other. FIG. 3 illustrates a number of paths diverging at various physical angles.
This invention is not limited to the particular details of construction, materials and processes described, as many equivalents will suggest themselves to those skilled in the art. It is accordingly desired that the appended claims be given a broad interpretation commensurate with the scope of the invention within the art.
What is claimed is:
1. A system comprising a plurality of magnetic flux sustaining elements, first and second windings on each of said elements, diverging means including a delay network in circuit with said second winding for feeding signals from the second winding of any one of said elements to the first winding of each of two other elements, and means including third and fourth oppositely poled windings on said elements for activating a selected one of said two diverging means, said diverging means including unidirectional impedance means of opposite polarities in circuit with said delay network.
2. A system comprising a plurality of magnetic fluxsustaining elements, first and second windings on each of said elements, diverging means including a delay network in circuit with said second winding for feeding signals from the second winding of any one of said elements to the first winding of each of two other elements to reverse the polarity of flux saturation thereof, means for activating a selected one of said two diverging means, said activating means comprising additional oppositely poled windings on said elements, and means for energizing said additional windings in a selected polar direction.
3. A system comprising a plurality of magnetic fluxsustaining elements, first and second windings on each of said elements, diverging means for feeding signals from the second winding of any one of said elements to the first winding of each of two other elements, said diverging means including a delay network in circuit with said'secnd winding, means for activating a selected one of said two diverging means, said activating means comprising additional oppositely poled windings on said elements, and means for sending pulse energy of a selected polarity into said additional windings.
4. A system comprising a plurality of magnetic fluxsustaining elements, first and second windings on each ofsaid elements, diverging means for feeding signals from the second winding of any one of said elements to the first winding of each of'two other elements, said diverging means including a delay network in circuit with said second winding, means for activating a selected one of said two diverging means, said activating means comprising third and fourth oppositely .pdle'd windings on said elements, means -for sending pulse energy "for-one polarity into said third winding, and means for sending pulse energy of the opposite polarity intosaid fourth winding.
5. A system comprising a plurality of magnetic fluxsustaining elements, diverging means including a delay network and unidirectional current means of opposite polarity for feeding signals from any one of said elements to two other of said elements, means for activating a selected one of said diverging means, said activating means comprising electric pulse enengy-receiving means including oppositely poled windings on said elements for driving the field of said elements to saturation in a selected polar direction, and thereby generating an'E.M.F. for operation of the selected signal-feeding means.
6. A system as defined in claim 1, wherein said unidirectional impedance'rneans has maximum resistivity when the applied thereto is of low magnitude, said delay network facilitating selective maintenance of said at said low magnitude.
7. 'A system comprising a plurality of magnetic fiuxsustaining elements, input and output windings on each of said elements, diverging means for feeding signals from the output Winding of any one of said elements to the input winding of two other of said elements, said diverging means including a delay network in circuit with said output winding, and means including third and fourth oppositely poledwindings on each of said elements for activating a selected one of said two diverging means, said diverging meansincluding unidirectional impedance means of opposite polarities'in circuit with said delay network.
References Cited in the'file of this patent UNITED STATES PATENTS 2,652,501 Wilson 'Sept. 15, 1953 2,673,337 Avery 'Mar. 23, 1954 2,708,722 An Wang 'May 17, 1955 2,709,798 Steagail May '31, 1955 2,720,597 'Stuart Williams Oct. 11, 1955 2,886,799 Crooks May 12, 1959 OTHER REFERENCES Thesis by M. K. Haynes, pp. 46-50, 57-58, Dec. 28, 1950.
Thesis by R. C. Minnick on The Use of Magnetic Cores as Switching Devices, Harvard Progress Report No. BL-3, September 1953, pp. 5-14 through 5-17.
NBS Report No. 2940, The Diode-Capacitor Memory, by A. W. Holt, November 1953,,pp. 1-6 and three additional sheets containing FIGS. 1-3.
US475521A 1954-12-15 1954-12-15 Digital computing Expired - Lifetime US3002183A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US475521A US3002183A (en) 1954-12-15 1954-12-15 Digital computing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US475521A US3002183A (en) 1954-12-15 1954-12-15 Digital computing

Publications (1)

Publication Number Publication Date
US3002183A true US3002183A (en) 1961-09-26

Family

ID=23887927

Family Applications (1)

Application Number Title Priority Date Filing Date
US475521A Expired - Lifetime US3002183A (en) 1954-12-15 1954-12-15 Digital computing

Country Status (1)

Country Link
US (1) US3002183A (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2652501A (en) * 1951-07-27 1953-09-15 Gen Electric Binary magnetic system
US2673337A (en) * 1952-12-04 1954-03-23 Burroughs Adding Machine Co Amplifier system utilizing saturable magnetic elements
US2708722A (en) * 1949-10-21 1955-05-17 Wang An Pulse transfer controlling device
US2709798A (en) * 1954-04-22 1955-05-31 Remington Rand Inc Bistable devices utilizing magnetic amplifiers
US2720597A (en) * 1954-08-09 1955-10-11 Internat Telemeter Corp Magnetic switching circuit
US2886799A (en) * 1952-06-02 1959-05-12 Rca Corp Static magnetic delay-line

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2708722A (en) * 1949-10-21 1955-05-17 Wang An Pulse transfer controlling device
US2652501A (en) * 1951-07-27 1953-09-15 Gen Electric Binary magnetic system
US2886799A (en) * 1952-06-02 1959-05-12 Rca Corp Static magnetic delay-line
US2673337A (en) * 1952-12-04 1954-03-23 Burroughs Adding Machine Co Amplifier system utilizing saturable magnetic elements
US2709798A (en) * 1954-04-22 1955-05-31 Remington Rand Inc Bistable devices utilizing magnetic amplifiers
US2720597A (en) * 1954-08-09 1955-10-11 Internat Telemeter Corp Magnetic switching circuit

Similar Documents

Publication Publication Date Title
US3172087A (en) Transformer matrix system
US2695993A (en) Magnetic core logical circuits
US2805409A (en) Magnetic core devices
US2798169A (en) Transistor-magnetic amplifier bistable devices
US2739300A (en) Magnetic element memory matrix
US2886801A (en) Magnetic systems
US2911621A (en) Bidirectional static magnetic storage
US3002183A (en) Digital computing
US2922145A (en) Magnetic core switching circuit
US3083354A (en) Information storage device
US2909673A (en) Push-pull magnetic element
US2992415A (en) Magnetic core pulse circuits
US3210743A (en) Binary core memory circuit
US2919354A (en) Magnetic core logical circuit
US2889541A (en) Saturable reactor circuit
US2843317A (en) Parallel adders for binary numbers
US2978682A (en) Hysteretic devices
US2849705A (en) Multidimensional high speed magnetic element memory matrix
US2854656A (en) Electrical circuit having two or more stable states
US2910595A (en) Magnetic core logical circuit
US3199088A (en) Magnetic shift register
US2960684A (en) Magnetic counter
US3114896A (en) Multi-directional storage register
US3229267A (en) Magnetic core device
US3148357A (en) Current switching apparatus