US20240021574A1 - Cu-cu direct welding for packaging application in semiconductor industry - Google Patents

Cu-cu direct welding for packaging application in semiconductor industry Download PDF

Info

Publication number
US20240021574A1
US20240021574A1 US18/336,722 US202318336722A US2024021574A1 US 20240021574 A1 US20240021574 A1 US 20240021574A1 US 202318336722 A US202318336722 A US 202318336722A US 2024021574 A1 US2024021574 A1 US 2024021574A1
Authority
US
United States
Prior art keywords
copper
nanograins
bonding
copper structure
structures
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
US18/336,722
Inventor
Mingxin HUANG
Shien Ping FENG
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Hong Kong HKU
Original Assignee
University of Hong Kong HKU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Hong Kong HKU filed Critical University of Hong Kong HKU
Priority to US18/336,722 priority Critical patent/US20240021574A1/en
Publication of US20240021574A1 publication Critical patent/US20240021574A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/07Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/08Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/114Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146Plating
    • H01L2224/11462Electroplating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/274Manufacturing methods by blanket deposition of the material of the layer connector
    • H01L2224/2746Plating
    • H01L2224/27462Electroplating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808Bonding techniques
    • H01L2224/80894Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/80895Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically conductive surfaces, e.g. copper-copper direct bonding, surface activated bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009Pre-treatment of the bump connector or the bonding area
    • H01L2224/8101Cleaning the bump connector, e.g. oxide removal step, desmearing
    • H01L2224/81011Chemical cleaning, e.g. etching, flux
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81053Bonding environment
    • H01L2224/81054Composition of the atmosphere
    • H01L2224/81055Composition of the atmosphere being oxidating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81053Bonding environment
    • H01L2224/81054Composition of the atmosphere
    • H01L2224/81075Composition of the atmosphere being inert
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81053Bonding environment
    • H01L2224/8109Vacuum
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81193Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812Applying energy for connecting
    • H01L2224/81201Compression bonding
    • H01L2224/81203Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399Material
    • H01L2224/814Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81447Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81894Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/81895Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically conductive surfaces, e.g. copper-copper direct bonding, surface activated bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83009Pre-treatment of the layer connector or the bonding area
    • H01L2224/8301Cleaning the layer connector, e.g. oxide removal step, desmearing
    • H01L2224/83011Chemical cleaning, e.g. etching, flux
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83053Bonding environment
    • H01L2224/83054Composition of the atmosphere
    • H01L2224/83055Composition of the atmosphere being oxidating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83053Bonding environment
    • H01L2224/83054Composition of the atmosphere
    • H01L2224/83075Composition of the atmosphere being inert
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83053Bonding environment
    • H01L2224/8309Vacuum
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83193Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832Applying energy for connecting
    • H01L2224/83201Compression bonding
    • H01L2224/83203Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83894Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/83895Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically conductive surfaces, e.g. copper-copper direct bonding, surface activated bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00015Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed as prior art
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/201Temperature ranges
    • H01L2924/20104Temperature range 100 C=<T<150 C, 373.15 K =< T < 423.15K

Definitions

  • methods for 3D-IC (integrated circuit) wafer bonding include (1) silicon fusion bonding, (2) metal-metal bonding and (3) polymer adhesive bonding.
  • metal-metal bonding is divided to metal fusion bonding and metal eutectic bonding, for example Cu—Sn eutectic and Cu—Cu bonding. Since Cu—Cu bonding is a simpler procedure and a lower-cost alternative, it is the most popular technology for future 3D-IC packaging.
  • Cu—Cu direct welding in IC packaging is one of the most critical problems in 5G technologies.
  • currently available Cu—Cu direct welding only takes place at temperatures higher than 400° C., since Cu—Cu direct welding requires higher temperatures to adequately diffuse Cu atoms for bonding.
  • Cu—Cu direct welding typically takes additional processing time for smooth bonding of the Cu surface due to involvement of a chemical mechanical planarization process.
  • At least one of the bonding surface of the first copper structure and the bonding surface of the second copper structure have a layer of nanograins of copper having an average grain size of 5 nm to 500 nm, the layer of the nanograins of copper having a thickness of 10 nm to 10 ⁇ m.
  • FIG. 1 depicts a band contrast image showing the desirable adhesion of a Cu—Cu interface in accordance with the methods described herein, where a white arrow indicates the interface;
  • FIG. 2 depicts an inverse pole figure of an electron backscatter diffraction (EBSD) image showing a desirable adhesion of an Cu—Cu interface in accordance with the methods described herein, where a white arrow indicates the interface;
  • EBSD electron backscatter diffraction
  • FIG. 3 A shows a 3D image of a surface topography of an as deposited nanocrystalline Cu sample
  • FIG. 3 B is a SAM image of a sample after bonding where the dark region indicates a bonded area and the bright region indicates potential cracks, defects, voids or unbonded sites;
  • FIGS. 4 A- 4 D show the band contrast image showing a good adhesion interface between Cu surfaces with different bonding durations, where FIG. 4 A is for 15 min, FIG. 4 B is for 30 min, FIG. 4 C is for 45 min and FIG. 4 D is for 60 min, where the Black arrows indicate the (original) bonding interface;
  • FIG. 5 A illustrates a scanning ion microscope (SIM) image of the bonding cross section for sample bonding at 250° C. for 60 min with 10 MPa
  • FIG. 5 B is the inverse pole figure mapping corresponds to the boxed region FIG. 5 A
  • FIG. 5 C is the band contrast image
  • FIG. 5 D is a schematic sketch of the interface region;
  • FIG. 6 A illustrates a bright-field TEM image of the bonded sample interface without macroscopic defects
  • FIG. 6 B is an enlarged view of the interfacial region with a white arrow showing the position of the original interface that became indistinguishable in this sample;
  • FIG. 7 A shows a sample used for micro tensile testing with the interface indicated by a white arrow and FIG. 7 B is the resultant stress-strain curve.
  • the layer of nano-sized grains has a thickness of 10 nm to 10 ⁇ m.
  • the nano-size grains have an average grain size of 5-100 nm.
  • One purpose of this invention is to solve the most critical issue in third generation packaging for 5G chips.
  • Third generation packaging requires Cu—Cu direct welding so that electrical resistance is minimized.
  • the current Cu—Cu direct welding techniques can only take place at temperatures higher than 400° C. after standard time consumable chemical mechanical planarization (CMP) processing, which is too high for the semiconductor industry as the electronic components cannot withstand such high temperatures, not to mention the time-inefficiency of CMP processing.
  • CMP chemical mechanical planarization
  • the techniques described herein provide a method to realize Cu—Cu direct welding at low temperatures (100-250° C.), which are suitable for the semiconductor industry.
  • the Cu—Cu direct welding techniques described herein enable a revolution for the IC packaging industry, in particular for the ICs used in 5G technology.
  • Cu components in chips in general have coarse grains or twin Cu grains so that Cu—Cu direct welding is not possible at low temperatures and low stresses.
  • the Cu—Cu direct welding also needs the additional CMP processing as a prerequisite for a smooth surface before Cu—Cu welding. Therefore, the techniques described herein employ a metallurgy technique to carry out Cu—Cu direct welding with a smooth interface.
  • Cu samples/components with nano-sized Cu grains have much faster diffusion rates at lower temperatures and lower stress compared to their counterparts with coarse grains or twin Cu structures. This is one of the unique features of the present invention.
  • FIG. 1 shows the interface (pointed to by the white arrow) between the two Cu films by band contrast image of electron backscatter diffraction (EBSD).
  • FIG. 2 is the inverse pole figure of EBSD at the same area. From FIGS. 1 and 2 , Cu—Cu direct welding is successful between the two Cu films with a top layer of nanograins.
  • two copper surfaces are bonded together.
  • the structure or the surface of the structure being bonded
  • the copper structure contains at least 50% by weight copper.
  • Examples include structures that are pure copper, substantially pure copper, copper-copper oxide structures, and copper alloys.
  • pure copper means a structure that contains at 99.9% by weight copper
  • substantially pure copper contains at least 98% by weight copper.
  • Other metals that can be included in a copper alloy include one or more of aluminum (Al), gold (Au), silver (Ag), tungsten (W), platinum (Pt), palladium (Pd), nickel (Ni), zinc (Zn), titanium (Ti), and the like.
  • the two copper structures bonded together can be the same or different (both copper structures substantially pure copper; or one copper structure substantially pure copper and the other copper structure a copper alloy).
  • the copper structures to be bonded together are optionally cleaned before the bonding process.
  • the copper structures are exposed to a water-acid mixture (for instance, H 2 O:HCl), ethanol, and/or acetone for a suitable period of time at room temperature.
  • the copper structures are exposed to methanol vapor to clean the surface.
  • the copper structures are rinsed in distilled (DI) water and then dried. Precleaning typically results in clean copper surfaces, having no native oxide or other contaminants thereon.
  • the two copper surfaces/structures bonded together at least one of the two copper surfaces/structures has a top layer (that is, the surface that is bonded or the interface surface) of nanograins of copper.
  • the top layer contains nanograins of copper.
  • the top layer alternatively contains nanograins of copper and the alloy metal(s).
  • both of the two copper surfaces/structures have a top layer of nanograins of copper.
  • the two top layers can be the same or different (that is, the average grain size and the layer thickness can be the same or different when comparing the two top layers).
  • the nanograins of copper have an average grain size that facilitates a good, desirable Cu—Cu direct weld under compression.
  • the nanograins of copper have an average grain size of 5 nm to 500 nm.
  • the nanograins of copper have an average grain size of 10 nm to 250 nm.
  • the nanograins of copper have an average grain size of 15 nm to 100 nm.
  • the nanograins of copper have a layer thickness that facilitates a good, desirable Cu—Cu direct weld under compression.
  • the layer of the nano-sized grains of copper has a thickness of 10 nm to 10 ⁇ m.
  • the layer of the nano-sized grains of copper has a thickness of 25 nm to 5 ⁇ m.
  • the layer of the nano-sized grains of copper has a thickness of 50 nm to 1 ⁇ m.
  • the Cu—Cu welding techniques of the present invention include applying a suitable compression stress directly to the two copper structures to result in a good, desirable Cu—Cu direct weld.
  • the two copper structures are compressed by a stress from 0.1 MPa to 50 MPa.
  • the two copper structures are compressed by a stress from 1 MPa to 20 MPa.
  • the two copper structures are compressed by a stress from 2 MPa to 10 MPa.
  • the Cu—Cu welding techniques of the present invention include contacting the two copper structures under a suitably low temperature to result in a good, desirable Cu—Cu direct weld.
  • the two copper structures are welded under a temperature from 100° C. to 250° C.
  • the two copper structures are welded under a temperature from 120° C. to 200° C.
  • the two copper structures are welded under a temperature from 140° C. to 175° C.
  • low temperature means 250° C. or less.
  • the Cu—Cu welding techniques of the present invention include contacting the two copper structures for a time sufficient to result in a good, desirable Cu—Cu direct weld.
  • the two copper structures are welded for a time from 0.5 to 60 minutes.
  • the two copper structures are welded for a time from 1 to 30 minutes.
  • the two copper structures are welded for a time from 2 to 15 minutes.
  • the Cu—Cu welding techniques include contacting the two copper structures in an air atmosphere, an oxygen-free atmosphere, a nitrogen atmosphere, a nitrogen-rich atmosphere, a noble gas atmosphere, an argon atmosphere, or under a vacuum.
  • One advantage associated with the Cu—Cu welding techniques of the present invention is that a CMP process (of cleaning a copper surface, preparing a copper surface for bonding, etc.) is unnecessary. CMP processing can be expensive and/or time consuming, so avoiding such processing achieves advantages in efficiency.
  • no CMP is performed. It is noted that various forms of CMP are often used in semiconductor processing, so when in some embodiments no CMP is performed, it means that no CMP is performed for purposes of bonding copper structures together.
  • the methods herein demonstrate the smoother Cu surface before Cu—Cu welding which is much more time-efficient than the currently available techniques that need the standard chemical mechanical planarization process to decrease the roughness.
  • the methods herein can easily achieve Cu diffusion under such lower bonding temperature, since the methods exhibit lower energy for activating the surface Cu atoms and attain Cu—Cu bonding directly.
  • FIG. 3 B shows the result from a scanning acoustic microscope (SAM) over the full sample area (1 cm ⁇ 1 cm). The dark regions correspond to sites with good contact, i.e. bonded regions. The percentage of bonding area is approximately 87%, which shows an excellent process yield.
  • SAM scanning acoustic microscope
  • FIG. 4 A-D show band contrast images generated using electron backscatter diffraction (EBSD) for the interface of the bonded samples with the duration of 15 min ( FIG. 4 A ), 30 min ( FIG. 4 B ), 45 min ( FIG. 4 C ), and 60 min ( FIG. 4 D ), respectively.
  • EBSD electron backscatter diffraction
  • FIG. 5 A presents the scanning ion microscope (SIM) image of a continuous cross-section over around 80 ⁇ m, showing that the elimination of interface for bonding at 250° C. for 60 min is not a local phenomenon, but homogeneous over an extended length.
  • FIG. 5 B is the inverse pole figure mapping corresponds to the boxed region
  • FIG. 5 C is the band contrast image
  • FIG. 5 D is a schematic sketch of the interface region.
  • a transmission electron microscope (TEM) image of the same sample has further proved that the bonding is of excellent quality as illustrated in FIG. 6 , wherein FIG. 6 A illustrates a bright-field TEM image of the bonded sample interface without macroscopic defects, and FIG. 6 B is an enlarged view of the interfacial region with a white arrow showing the position of original interface that became indistinguishable in this sample.
  • a closer view at the interface region shows that the interface is free of observable cracks, defects and unbonded sites.
  • FIG. 7 A shows a sample used for micro tensile testing with the interface indicated by a white arrow.
  • FIG. 7 B shows the stress-strain curve of the sample with a dimension of 1.5 ⁇ m ⁇ 1.5 ⁇ m ⁇ 2.5 ⁇ m in the micro-tensile test.
  • the yield strength of the interface is over 400 MPa and the elongation to failure is nearly 30% indicating excellent ductile mechanical behavior.
  • a figure or a parameter from one range may be combined with another figure or a parameter from a different range for the same characteristic to generate a numerical range.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)
  • Manufacturing & Machinery (AREA)

Abstract

Disclosed is a method of bonding two copper structures involving compressing a first copper structure with a second copper structure under a stress from 0.1 MPa to 50 MPa and under a temperature of 250° C. or less so that a bonding surface of the first copper structure is bonded to the bonding surface of the second copper structure. At least one of the bonding surface of the first copper structure and the bonding surface of the second copper structure have a layer of nanograins of copper having an average grain size of 5 nm to 500 nm. The layer of the nanograins of copper having a thickness of 10 nm to 10 μm.

Description

    CROSS-REFERENCE TO RELATED PATENT APPLICATIONS
  • This application is a Continuation of International Patent Application No. PCT/CN2021/137846 filed on Dec. 14, 2021 and claims the benefit of priority to U.S. Provisional Patent Application No. 63/126,069 filed on Dec. 16, 2020, the entire contents of both of which are hereby incorporated by reference herein for all purposes. The International Application was published in English on Jun. 23, 2022 as International Publication No. WO/2022/127776 A1 under PCT Article 21(2).
  • TECHNICAL FIELD OF THE INVENTION
  • Generally disclosed are methods of bonding two copper structures and specifically disclosed are methods of bonding two copper structures within a 5G chipset.
  • BACKGROUND OF THE INVENTION
  • Generally, methods for 3D-IC (integrated circuit) wafer bonding include (1) silicon fusion bonding, (2) metal-metal bonding and (3) polymer adhesive bonding. Currently, metal-metal bonding is divided to metal fusion bonding and metal eutectic bonding, for example Cu—Sn eutectic and Cu—Cu bonding. Since Cu—Cu bonding is a simpler procedure and a lower-cost alternative, it is the most popular technology for future 3D-IC packaging. Several Cu—Cu bonding technologies exist. For example, surface activated bonding with ion beam bombardment or radical irradiation pretreatment under ultrahigh vacuum and applying a noble metal as a passivation layer can be employed. However, each of these techniques involves high costs, as well as time-consuming and complicated processes for mass production. In comparison, thermal compressive Cu bonding (sometimes known as Cu—Cu direct welding) is currently the superior method for implementing wafer bonding.
  • Cu—Cu direct welding in IC packaging is one of the most critical problems in 5G technologies. However, currently available Cu—Cu direct welding only takes place at temperatures higher than 400° C., since Cu—Cu direct welding requires higher temperatures to adequately diffuse Cu atoms for bonding. Moreover, Cu—Cu direct welding typically takes additional processing time for smooth bonding of the Cu surface due to involvement of a chemical mechanical planarization process.
  • SUMMARY OF THE INVENTION
  • The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an extensive overview of the invention. It is intended to neither identify key or critical elements of the invention nor delineate the scope of the invention. Rather, the sole purpose of this summary is to present some concepts of the invention in a simplified form as a prelude to the more detailed description that is presented hereinafter.
  • Disclosed herein are methods of bonding two copper structures involving compressing a first copper structure with a second copper structure under a stress from 0.1 MPa to 50 MPa and under a temperature of 250° C. or less so that a bonding surface of the first copper structure is bonded to a bonding surface of the second copper structure. At least one of the bonding surface of the first copper structure and the bonding surface of the second copper structure have a layer of nanograins of copper having an average grain size of 5 nm to 500 nm, the layer of the nanograins of copper having a thickness of 10 nm to 10 μm.
  • To the accomplishment of the foregoing and related ends, the invention comprises the features hereinafter fully described and particularly pointed out in the claims. The following description and the annexed drawings set forth in detail certain illustrative aspects and implementations of the invention. These are indicative, however, of but a few of the various ways in which the principles of the invention may be employed. Other objects, advantages and novel features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the drawings.
  • BRIEF SUMMARY OF THE DRAWINGS
  • This patent or application file contains at least one drawing executed in color. Copies of this patent or patent application publication with color drawing(s) will be provided by the Office upon request and payment of the necessary fee.
  • The foregoing and other objects and advantages of the present invention will become more apparent when considered in connection with the following detailed description and appended drawings in which like designations denote like elements in the various views, and wherein:
  • FIG. 1 depicts a band contrast image showing the desirable adhesion of a Cu—Cu interface in accordance with the methods described herein, where a white arrow indicates the interface;
  • FIG. 2 depicts an inverse pole figure of an electron backscatter diffraction (EBSD) image showing a desirable adhesion of an Cu—Cu interface in accordance with the methods described herein, where a white arrow indicates the interface;
  • FIG. 3A shows a 3D image of a surface topography of an as deposited nanocrystalline Cu sample, and FIG. 3B is a SAM image of a sample after bonding where the dark region indicates a bonded area and the bright region indicates potential cracks, defects, voids or unbonded sites;
  • FIGS. 4A-4D show the band contrast image showing a good adhesion interface between Cu surfaces with different bonding durations, where FIG. 4A is for 15 min, FIG. 4B is for 30 min, FIG. 4C is for 45 min and FIG. 4D is for 60 min, where the Black arrows indicate the (original) bonding interface;
  • FIG. 5A illustrates a scanning ion microscope (SIM) image of the bonding cross section for sample bonding at 250° C. for 60 min with 10 MPa, FIG. 5B is the inverse pole figure mapping corresponds to the boxed region FIG. 5A, FIG. 5C is the band contrast image and FIG. 5D is a schematic sketch of the interface region;
  • FIG. 6A illustrates a bright-field TEM image of the bonded sample interface without macroscopic defects, and FIG. 6B is an enlarged view of the interfacial region with a white arrow showing the position of the original interface that became indistinguishable in this sample; and
  • FIG. 7A shows a sample used for micro tensile testing with the interface indicated by a white arrow and FIG. 7B is the resultant stress-strain curve.
  • DETAILED DESCRIPTION
  • Provided herein are new methods to enable Cu—Cu interface direct welding for packaging applications in the semiconductor industry. Cu samples fabricated by electrodeposition with a top layer consisting of nano-sized grains that are directly compressed by a stress of 1-20 MPa at 100-250° C. for 1-30 minutes, result in good, desirable Cu—Cu direct welding. The layer of nano-sized grains has a thickness of 10 nm to 10 μm. The nano-size grains have an average grain size of 5-100 nm.
  • One purpose of this invention is to solve the most critical issue in third generation packaging for 5G chips. Third generation packaging requires Cu—Cu direct welding so that electrical resistance is minimized. However, the current Cu—Cu direct welding techniques can only take place at temperatures higher than 400° C. after standard time consumable chemical mechanical planarization (CMP) processing, which is too high for the semiconductor industry as the electronic components cannot withstand such high temperatures, not to mention the time-inefficiency of CMP processing. The techniques described herein provide a method to realize Cu—Cu direct welding at low temperatures (100-250° C.), which are suitable for the semiconductor industry. The Cu—Cu direct welding techniques described herein enable a revolution for the IC packaging industry, in particular for the ICs used in 5G technology.
  • In the current state of the art and/or existing products, Cu components in chips in general have coarse grains or twin Cu grains so that Cu—Cu direct welding is not possible at low temperatures and low stresses. The Cu—Cu direct welding also needs the additional CMP processing as a prerequisite for a smooth surface before Cu—Cu welding. Therefore, the techniques described herein employ a metallurgy technique to carry out Cu—Cu direct welding with a smooth interface. Cu samples/components with nano-sized Cu grains have much faster diffusion rates at lower temperatures and lower stress compared to their counterparts with coarse grains or twin Cu structures. This is one of the unique features of the present invention.
  • Part of developing a practical product involves demonstrating good interface grain growth after the Cu—Cu direct welding in accordance with the techniques of the present invention without standard CMP processing. Demonstrating good interface grain growth is generally required since interface bonding is a critical point for IC packing, as a general concern. For that purpose, the step of depositing an ultrasmooth activated Cu nano grain layer is an important act. With such deposition lower welding temperatures and lower stress with a good interface is achieved. It is noted that various chemical additives to a Cu electrodeposition electrolyte can further optimize the methods described herein.
  • Two Cu films with a top layer of nanograins were fabricated by electrodeposition. These two Cu films were subjected to direct contact with a compression stress of 20 MPa at 200° C. for minutes, and showed excellent adhesion. FIG. 1 shows the interface (pointed to by the white arrow) between the two Cu films by band contrast image of electron backscatter diffraction (EBSD). FIG. 2 is the inverse pole figure of EBSD at the same area. From FIGS. 1 and 2 , Cu—Cu direct welding is successful between the two Cu films with a top layer of nanograins.
  • Generally speaking, two copper surfaces (two copper structures) are bonded together. By copper structure or surface, the structure (or the surface of the structure being bonded) contains copper. In one embodiment, the copper structure contains at least 50% by weight copper. Examples include structures that are pure copper, substantially pure copper, copper-copper oxide structures, and copper alloys. For purposes herein, pure copper means a structure that contains at 99.9% by weight copper, and substantially pure copper contains at least 98% by weight copper. Other metals that can be included in a copper alloy include one or more of aluminum (Al), gold (Au), silver (Ag), tungsten (W), platinum (Pt), palladium (Pd), nickel (Ni), zinc (Zn), titanium (Ti), and the like. The two copper structures bonded together can be the same or different (both copper structures substantially pure copper; or one copper structure substantially pure copper and the other copper structure a copper alloy).
  • The copper structures to be bonded together are optionally cleaned before the bonding process. For example, the copper structures are exposed to a water-acid mixture (for instance, H2O:HCl), ethanol, and/or acetone for a suitable period of time at room temperature. Alternatively, the copper structures are exposed to methanol vapor to clean the surface. Following this operation, the copper structures are rinsed in distilled (DI) water and then dried. Precleaning typically results in clean copper surfaces, having no native oxide or other contaminants thereon.
  • Of the two copper surfaces/structures bonded together, at least one of the two copper surfaces/structures has a top layer (that is, the surface that is bonded or the interface surface) of nanograins of copper. For copper surfaces/structures that are pure copper, substantially pure copper and copper alloys, the top layer contains nanograins of copper. For copper surfaces/structures that are copper alloys, the top layer alternatively contains nanograins of copper and the alloy metal(s). Although at least one of the two copper surfaces/structures has a top layer of nanograins of copper, in another embodiment, both of the two copper surfaces/structures have a top layer of nanograins of copper. In embodiments where both of the two copper surfaces/structures have a top layer of nanograins of copper, the two top layers can be the same or different (that is, the average grain size and the layer thickness can be the same or different when comparing the two top layers).
  • The nanograins of copper have an average grain size that facilitates a good, desirable Cu—Cu direct weld under compression. In one embodiment, the nanograins of copper have an average grain size of 5 nm to 500 nm. In another embodiment, the nanograins of copper have an average grain size of 10 nm to 250 nm. In yet another embodiment, the nanograins of copper have an average grain size of 15 nm to 100 nm. The nanograins of copper have a layer thickness that facilitates a good, desirable Cu—Cu direct weld under compression. In one embodiment, the layer of the nano-sized grains of copper has a thickness of 10 nm to 10 μm. In another embodiment, the layer of the nano-sized grains of copper has a thickness of 25 nm to 5 μm. In yet another embodiment, the layer of the nano-sized grains of copper has a thickness of 50 nm to 1 μm.
  • The Cu—Cu welding techniques of the present invention include applying a suitable compression stress directly to the two copper structures to result in a good, desirable Cu—Cu direct weld. In one embodiment, the two copper structures are compressed by a stress from 0.1 MPa to 50 MPa. In another embodiment, the two copper structures are compressed by a stress from 1 MPa to 20 MPa. In yet another embodiment, the two copper structures are compressed by a stress from 2 MPa to 10 MPa.
  • The Cu—Cu welding techniques of the present invention include contacting the two copper structures under a suitably low temperature to result in a good, desirable Cu—Cu direct weld. In one embodiment, the two copper structures are welded under a temperature from 100° C. to 250° C. In another embodiment, the two copper structures are welded under a temperature from 120° C. to 200° C. In yet another embodiment, the two copper structures are welded under a temperature from 140° C. to 175° C. As used herein, low temperature means 250° C. or less.
  • The Cu—Cu welding techniques of the present invention include contacting the two copper structures for a time sufficient to result in a good, desirable Cu—Cu direct weld. In one embodiment, the two copper structures are welded for a time from 0.5 to 60 minutes. In another embodiment, the two copper structures are welded for a time from 1 to 30 minutes. In yet another embodiment, the two copper structures are welded for a time from 2 to 15 minutes.
  • The Cu—Cu welding techniques include contacting the two copper structures in an air atmosphere, an oxygen-free atmosphere, a nitrogen atmosphere, a nitrogen-rich atmosphere, a noble gas atmosphere, an argon atmosphere, or under a vacuum.
  • One advantage associated with the Cu—Cu welding techniques of the present invention is that a CMP process (of cleaning a copper surface, preparing a copper surface for bonding, etc.) is unnecessary. CMP processing can be expensive and/or time consuming, so avoiding such processing achieves advantages in efficiency. In one embodiment of the Cu—Cu welding techniques described herein, no CMP is performed. It is noted that various forms of CMP are often used in semiconductor processing, so when in some embodiments no CMP is performed, it means that no CMP is performed for purposes of bonding copper structures together.
  • Thus, an efficient and simple method to achieve the direct Cu—Cu welding by depositing copper layer with different nanograin size on the bonding interface is described herein. First, the methods herein demonstrate the smoother Cu surface before Cu—Cu welding which is much more time-efficient than the currently available techniques that need the standard chemical mechanical planarization process to decrease the roughness. Second, the methods herein can easily achieve Cu diffusion under such lower bonding temperature, since the methods exhibit lower energy for activating the surface Cu atoms and attain Cu—Cu bonding directly.
  • Two pieces of Si wafers were electroplated with a thin layer of nanocrystalline grain copper using commercially available electrolyte. The applied current density was 40 mA/cm 2 resulting in a deposition rate of 900 nm/s. An approximately 3 μm deposition layer was fabricated on each piece in 200 s. A magnetic stirrer was used with a constant speed of 400 rpm. The two pieces of deposited wafer were ultrasonically cleaned in the following sequence: ethanol, acetone, diluted hydrochloric acid. The surface roughness value (Ra) of an as-deposited sample was tested using Atomic Force Microscope (AFM) and was found to be 6.5 nm as shown by FIG. 3A, similar to that of a Chemical-Mechanical-Polished (CMP) surface (Ra=2.2 nm). Two as-deposited pieces were put into contact without any polishing processes, and thermocompression was performed in a low vacuum (5×10−4 mbar) at 250° C. for 15-60 min with a stress of 10 MPa. FIG. 3B shows the result from a scanning acoustic microscope (SAM) over the full sample area (1 cm×1 cm). The dark regions correspond to sites with good contact, i.e. bonded regions. The percentage of bonding area is approximately 87%, which shows an excellent process yield. FIGS. 4A-D show band contrast images generated using electron backscatter diffraction (EBSD) for the interface of the bonded samples with the duration of 15 min (FIG. 4A), 30 min (FIG. 4B), 45 min (FIG. 4C), and 60 min (FIG. 4D), respectively. The images clearly demonstrated a high-quality bonding formed with only 15 mins bonding and the interface becomes indistinguishable after 60 mins.
  • FIG. 5A presents the scanning ion microscope (SIM) image of a continuous cross-section over around 80 μm, showing that the elimination of interface for bonding at 250° C. for 60 min is not a local phenomenon, but homogeneous over an extended length. FIG. 5B is the inverse pole figure mapping corresponds to the boxed region, FIG. 5C is the band contrast image and FIG. 5D is a schematic sketch of the interface region. A transmission electron microscope (TEM) image of the same sample has further proved that the bonding is of excellent quality as illustrated in FIG. 6 , wherein FIG. 6A illustrates a bright-field TEM image of the bonded sample interface without macroscopic defects, and FIG. 6B is an enlarged view of the interfacial region with a white arrow showing the position of original interface that became indistinguishable in this sample. A closer view at the interface region shows that the interface is free of observable cracks, defects and unbonded sites.
  • Micromechanical testing was performed on the interfacial region to accurately assess the interface strength. FIG. 7A shows a sample used for micro tensile testing with the interface indicated by a white arrow. FIG. 7B shows the stress-strain curve of the sample with a dimension of 1.5 μm×1.5 μm×2.5 μm in the micro-tensile test. The yield strength of the interface is over 400 MPa and the elongation to failure is nearly 30% indicating excellent ductile mechanical behavior.
  • Unless otherwise indicated in the examples and elsewhere in the specification and claims, all parts and percentages are by weight, all temperatures are in degrees Centigrade, and pressure is at or near atmospheric pressure.
  • With respect to any figure or numerical range for a given characteristic, a figure or a parameter from one range may be combined with another figure or a parameter from a different range for the same characteristic to generate a numerical range.
  • Other than in the operating examples, or where otherwise indicated, all numbers, values and/or expressions referring to quantities of ingredients, reaction conditions, etc., used in the specification and claims are to be understood as modified in all instances by the term “about.”
  • While the invention is explained in relation to certain embodiments, it is to be understood that various modifications thereof will become apparent to those skilled in the art upon reading the specification. Therefore, it is to be understood that the invention disclosed herein is intended to cover such modifications as fall within the scope of the appended claims.

Claims (20)

What is claimed is:
1. A method of bonding two copper structures, comprising:
compressing a first copper structure with a second copper structure under a stress from 0.1 MPa to 50 MPa and under a temperature from 100° C. to 250° C. so that a bonding surface of the first copper structure is bonded to a bonding surface of the second copper structure;
at least one of the bonding surface of the first copper structure and the bonding surface of the second copper structure having thereon a layer of nanograins of copper with an average grain size of 5 nm to 500 nm, the layer of the nanograins of copper having a thickness of 10 nm to 10 μm.
2. The method according to claim 1, wherein both the bonding surface of the first copper structure and the bonding surface of the second copper structure have a layer of nanograins of copper having an average grain size of 5 nm to 500 nm, the layer of the nanograins of copper having a thickness of 10 nm to 10 μm.
3. The method according to claim 1, wherein the nanograins of copper have an average grain size of 10 nm to 250 nm.
4. The method according to claim 2, wherein the nanograins of copper have an average grain size of 10 nm to 250 nm.
5. The method according to claim 1, wherein the nanograins of copper have an average grain size of 10 nm to 250 nm.
6. The method according to claim 2, wherein the nanograins of copper have an average grain size of 15 nm to 100 nm.
7. The method according to claim 1, wherein the first copper structure and the second copper structure are compressed under a stress from 1 MPa to 20 MPa.
8. The method according to claim 1, wherein the first copper structure and the second copper structure are compressed under a temperature from 120° C. to 200° C.
9. The method according to claim 1, wherein the first copper structure and the second copper structure are compressed for a time from 0.5 to 60 minutes.
10. The method according to claim 1, wherein a CMP process associated with the method of bonding the two copper structures is not conducted.
11. A method of bonding two copper structures within a 5G chipset, comprising:
compressing a first copper structure within a wireless chipset with a second copper structure within the wireless chipset under a stress from 0.1 MPa to 50 MPa and under a temperature from 100° C. to 250° C. so that a bonding surface of the first copper structure is bonded to a bonding surface of the second copper structure;
at least one of the bonding surface of the first copper structure and the bonding surface of the second copper structure have a layer of nanograins of copper with an average grain size of 5 nm to 500 nm, the layer of the nanograins of copper having a thickness of 10 nm to 10 μm.
12. The method according to claim 11, wherein both of the bonding surface of the first copper structure and the bonding surface of the second copper structure have a layer of nanograins of copper having an average grain size of 5 nm to 500 nm and the layer of the nanograins of copper having a thickness of 10 nm to 10 μm.
13. The method according to claim 11, wherein the nanograins of copper have an average grain size of 10 nm to 250 nm.
14. The method according to claim 12, wherein the nanograins of copper have an average grain size of 10 nm to 250 nm.
15. The method according to claim 11, wherein the nanograins of copper have an average grain size of 10 nm to 250 nm.
16. The method according to claim 12, wherein the nanograins of copper have an average grain size of 15 nm to 100 nm.
17. The method according to claim 11, wherein the first copper structure and the second copper structure are compressed under a stress from 1 MPa to 20 MPa.
18. The method according to claim 11, wherein the first copper structure and the second copper structure are compressed under a temperature from 120° C. to 200° C.
19. The method according to claim 11, wherein the first copper structure and the second copper structure are compressed for a time from 0.5 to 60 minutes.
20. The method according to claim 11, with the proviso that a CMP process associated with the method of bonding two copper structures is not conducted.
US18/336,722 2020-12-16 2023-06-16 Cu-cu direct welding for packaging application in semiconductor industry Pending US20240021574A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US18/336,722 US20240021574A1 (en) 2020-12-16 2023-06-16 Cu-cu direct welding for packaging application in semiconductor industry

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US202063126069P 2020-12-16 2020-12-16
PCT/CN2021/137846 WO2022127776A1 (en) 2020-12-16 2021-12-14 Cu-cu direct welding for packaging application in semiconductor industry
US18/336,722 US20240021574A1 (en) 2020-12-16 2023-06-16 Cu-cu direct welding for packaging application in semiconductor industry

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/137846 Continuation WO2022127776A1 (en) 2020-12-16 2021-12-14 Cu-cu direct welding for packaging application in semiconductor industry

Publications (1)

Publication Number Publication Date
US20240021574A1 true US20240021574A1 (en) 2024-01-18

Family

ID=82060044

Family Applications (2)

Application Number Title Priority Date Filing Date
US18/267,492 Pending US20230411347A1 (en) 2020-12-16 2021-12-14 Cu-cu direct welding for packaging application in semiconductor industry
US18/336,722 Pending US20240021574A1 (en) 2020-12-16 2023-06-16 Cu-cu direct welding for packaging application in semiconductor industry

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US18/267,492 Pending US20230411347A1 (en) 2020-12-16 2021-12-14 Cu-cu direct welding for packaging application in semiconductor industry

Country Status (6)

Country Link
US (2) US20230411347A1 (en)
EP (1) EP4264660A1 (en)
KR (1) KR20230088481A (en)
CN (1) CN116601750A (en)
TW (1) TW202236518A (en)
WO (1) WO2022127776A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230411347A1 (en) * 2020-12-16 2023-12-21 The University Of Hong Kong Cu-cu direct welding for packaging application in semiconductor industry

Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102014101552A1 (en) * 2013-02-07 2014-08-07 National Chiao Tung University ELECTRICAL CONNECTING ELEMENT AND METHOD FOR MANUFACTURING THEREOF
JP2015004121A (en) * 2013-05-22 2015-01-08 株式会社豊田中央研究所 Metal nanoparticle paste, bonding material containing the same, and semiconductor device using the same
US20150061115A1 (en) * 2013-08-29 2015-03-05 Taiwan Semiconductor Manufacturing Company Ltd. Interconnect structure and manufacturing method thereof
CN106205772A (en) * 2016-07-01 2016-12-07 中国科学院深圳先进技术研究院 Cuprio electrocondution slurry and preparation and its application in chip package copper copper is bonded
CN107430898A (en) * 2015-01-30 2017-12-01 南洋理工大学 For forming the conductibility slurry, method and the electrical equipment that are connected with each other
JP2018008869A (en) * 2016-06-30 2018-01-18 三菱マテリアル株式会社 Copper-ceramic bonded body and insulation circuit board
KR20180073767A (en) * 2016-12-22 2018-07-03 서울과학기술대학교 산학협력단 Bonding paste for high temperature applications and bonding method using the in situ formation of fine Ag bumps
US10390440B1 (en) * 2018-02-01 2019-08-20 Nxp B.V. Solderless inter-component joints
US10446466B1 (en) * 2018-05-03 2019-10-15 Raytheon Company Mechanically improved microelectronic thermal interface structure for low die stress
CN110340509A (en) * 2019-06-25 2019-10-18 华北水利水电大学 A kind of copper sheet resistance spot welding connection method
US20200075521A1 (en) * 2018-08-30 2020-03-05 Intel Corporation Serializer-deserializer die for high speed signal interconnect
US20200075534A1 (en) * 2018-08-31 2020-03-05 Invensas Bonding Technologies, Inc. Layer structures for making direct metal-to-metal bonds at low temperatures in microelectronics
WO2020123322A2 (en) * 2018-12-10 2020-06-18 Lam Research Corporation Low temperature direct copper-copper bonding
US20200303329A1 (en) * 2019-03-22 2020-09-24 Intel Corporation Microelectronic package with radio frequency (rf) chiplet
US20210020599A1 (en) * 2019-07-19 2021-01-21 National Chiao Tung University Electrical connecting structure having nano-twins copper and method of forming the same
CN112620913A (en) * 2020-11-30 2021-04-09 哈尔滨工业大学 Current-assisted non-vacuum diffusion welding method for surface activated aluminum alloy
EP3991880A1 (en) * 2019-06-27 2022-05-04 Kyocera Corporation Electronic device and method for manufacturing electronic device
WO2022127776A1 (en) * 2020-12-16 2022-06-23 The University Of Hong Kong Cu-cu direct welding for packaging application in semiconductor industry
US11515279B2 (en) * 2018-04-11 2022-11-29 Adeia Semiconductor Bonding Technologies Inc. Low temperature bonded structures
US20230074970A1 (en) * 2020-12-15 2023-03-09 Intel Corporation Sacrificial redistribution layer in microelectronic assemblies having direct bonding
US11710718B2 (en) * 2015-07-10 2023-07-25 Adeia Semiconductor Technologies Llc Structures and methods for low temperature bonding using nanoparticles
US11804377B2 (en) * 2018-04-05 2023-10-31 Adeia Semiconductor Bonding Technologies, Inc. Method for preparing a surface for direct-bonding

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050003652A1 (en) * 2003-07-02 2005-01-06 Shriram Ramanathan Method and apparatus for low temperature copper to copper bonding
CN109317859B (en) * 2018-11-05 2021-05-07 复旦大学 Nano copper soldering paste, preparation method thereof and copper-copper bonding method
CN109659272B (en) * 2018-12-10 2020-12-08 华中科技大学 Low-temperature copper-copper bonding method based on self-repairable copper nanoparticle slurry
CN110085515B (en) * 2019-04-30 2021-04-13 德淮半导体有限公司 Wafer bonding method

Patent Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102014101552A1 (en) * 2013-02-07 2014-08-07 National Chiao Tung University ELECTRICAL CONNECTING ELEMENT AND METHOD FOR MANUFACTURING THEREOF
JP2015004121A (en) * 2013-05-22 2015-01-08 株式会社豊田中央研究所 Metal nanoparticle paste, bonding material containing the same, and semiconductor device using the same
US20150061115A1 (en) * 2013-08-29 2015-03-05 Taiwan Semiconductor Manufacturing Company Ltd. Interconnect structure and manufacturing method thereof
CN107430898A (en) * 2015-01-30 2017-12-01 南洋理工大学 For forming the conductibility slurry, method and the electrical equipment that are connected with each other
US11710718B2 (en) * 2015-07-10 2023-07-25 Adeia Semiconductor Technologies Llc Structures and methods for low temperature bonding using nanoparticles
JP2018008869A (en) * 2016-06-30 2018-01-18 三菱マテリアル株式会社 Copper-ceramic bonded body and insulation circuit board
CN106205772A (en) * 2016-07-01 2016-12-07 中国科学院深圳先进技术研究院 Cuprio electrocondution slurry and preparation and its application in chip package copper copper is bonded
KR20180073767A (en) * 2016-12-22 2018-07-03 서울과학기술대학교 산학협력단 Bonding paste for high temperature applications and bonding method using the in situ formation of fine Ag bumps
US10390440B1 (en) * 2018-02-01 2019-08-20 Nxp B.V. Solderless inter-component joints
US11804377B2 (en) * 2018-04-05 2023-10-31 Adeia Semiconductor Bonding Technologies, Inc. Method for preparing a surface for direct-bonding
US11515279B2 (en) * 2018-04-11 2022-11-29 Adeia Semiconductor Bonding Technologies Inc. Low temperature bonded structures
US10446466B1 (en) * 2018-05-03 2019-10-15 Raytheon Company Mechanically improved microelectronic thermal interface structure for low die stress
US20200075521A1 (en) * 2018-08-30 2020-03-05 Intel Corporation Serializer-deserializer die for high speed signal interconnect
US20200075534A1 (en) * 2018-08-31 2020-03-05 Invensas Bonding Technologies, Inc. Layer structures for making direct metal-to-metal bonds at low temperatures in microelectronics
WO2020123322A2 (en) * 2018-12-10 2020-06-18 Lam Research Corporation Low temperature direct copper-copper bonding
US20200303329A1 (en) * 2019-03-22 2020-09-24 Intel Corporation Microelectronic package with radio frequency (rf) chiplet
CN110340509A (en) * 2019-06-25 2019-10-18 华北水利水电大学 A kind of copper sheet resistance spot welding connection method
EP3991880A1 (en) * 2019-06-27 2022-05-04 Kyocera Corporation Electronic device and method for manufacturing electronic device
US11145619B2 (en) * 2019-07-19 2021-10-12 National Yang Ming Chiao Tung University Electrical connecting structure having nano-twins copper and method of forming the same
US20210407960A1 (en) * 2019-07-19 2021-12-30 National Yang Ming Chiao Tung University Electrical connecting structure having nano-twins copper
US20210020599A1 (en) * 2019-07-19 2021-01-21 National Chiao Tung University Electrical connecting structure having nano-twins copper and method of forming the same
CN112620913A (en) * 2020-11-30 2021-04-09 哈尔滨工业大学 Current-assisted non-vacuum diffusion welding method for surface activated aluminum alloy
US20230074970A1 (en) * 2020-12-15 2023-03-09 Intel Corporation Sacrificial redistribution layer in microelectronic assemblies having direct bonding
WO2022127776A1 (en) * 2020-12-16 2022-06-23 The University Of Hong Kong Cu-cu direct welding for packaging application in semiconductor industry

Also Published As

Publication number Publication date
KR20230088481A (en) 2023-06-19
US20230411347A1 (en) 2023-12-21
TW202236518A (en) 2022-09-16
CN116601750A (en) 2023-08-15
EP4264660A1 (en) 2023-10-25
WO2022127776A1 (en) 2022-06-23

Similar Documents

Publication Publication Date Title
TWI517271B (en) Copper bonding wire for semiconductor and its joining structure
US8815019B2 (en) Bonding wire for semiconductor
JP2020031238A (en) Bonding wire for semiconductor device
Ratchev et al. Mechanical reliability of Au and Cu wire bonds to Al, Ni/Au and Ni/Pd/Au capped Cu bond pads
US20240021574A1 (en) Cu-cu direct welding for packaging application in semiconductor industry
JP5343069B2 (en) Bonding wire bonding structure
Zhang et al. Adhesion improvement of Cu-based substrate and epoxy molding compound interface by hierarchical structure preparation
Liu et al. Cu-Al interfacial formation and kinetic growth behavior during HTS reliability test
Klengel et al. A new reliable, corrosion resistant gold-palladium coated copper wire material
TW202307225A (en) Bonding wire for semiconductor device
Tseng et al. Epitaxial growth of (111) nanotwinned Ag on (111) nanotwinned Cu films for low-temperature Cu–Cu bonding
Breach et al. Effects of moisture on reliability of gold and copper ball bonds
Eacock et al. Effect of different oxide layers on the ultrasonic copper wire bond process
Dohle et al. Room temperature wedge–wedge ultrasonic bonding using aluminum coated copper wire
Klengel et al. Corrosion effects and reliability improvement of silver wire bonded contacts in automotive application
KR20240015611A (en) Bonding wire for semiconductor devices
Vertyanov et al. Effects of gold-aluminum intermetallic compounds on chip wire bonding interconnections reliability
Hsu et al. Ag alloy wire bonding under electromigration test
Li et al. Low-temperature CuCu direct bonding with ultra-large grains using highly (110)-oriented nanotwinned copper
Kao et al. Interdiffusion behavior at the interfaces between deposits of Au nanoparticles and electronic substrates
Haeussler et al. Examining Ag-Ag Direct Bonding on Chemically Coated DBC Substrates as a Pasteless Die-Attach Approach
Hung et al. Investigation of ultrasonic Pd coated Cu wire wedge bonding on different surface finish
Wernicke et al. Recent Developments in Low Temperature Wafer Level Metal Bonding for Heterogenous Integration
Bonam et al. Achieving of aluminum–aluminum wafer bonding at low temperature and pressure using Surface passivated technique
Tobias First-fevel Interconnects in Electronics Packaging: Alloyed Silver Intermetallic Growth Kinetics and Their Mechanical Reliability Effects on Wire Bonding

Legal Events

Date Code Title Description
STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED