US20230402522A1 - Semiconductor device structure and method for forming the same - Google Patents
Semiconductor device structure and method for forming the same Download PDFInfo
- Publication number
- US20230402522A1 US20230402522A1 US17/839,127 US202217839127A US2023402522A1 US 20230402522 A1 US20230402522 A1 US 20230402522A1 US 202217839127 A US202217839127 A US 202217839127A US 2023402522 A1 US2023402522 A1 US 2023402522A1
- Authority
- US
- United States
- Prior art keywords
- layer
- forming
- power via
- semiconductor device
- liner layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 278
- 239000004065 semiconductor Substances 0.000 title claims abstract description 151
- 239000000463 material Substances 0.000 claims abstract description 158
- 125000006850 spacer group Chemical group 0.000 claims abstract description 59
- 238000005530 etching Methods 0.000 claims abstract description 44
- 238000007789 sealing Methods 0.000 claims abstract description 40
- 238000000151 deposition Methods 0.000 claims abstract description 23
- 239000002086 nanomaterial Substances 0.000 claims abstract description 20
- 239000000758 substrate Substances 0.000 claims description 51
- 229910052751 metal Inorganic materials 0.000 claims description 49
- 239000002184 metal Substances 0.000 claims description 49
- 238000002955 isolation Methods 0.000 claims description 25
- 238000000059 patterning Methods 0.000 claims description 11
- 239000003292 glue Substances 0.000 claims description 9
- 238000011049 filling Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 369
- 230000008569 process Effects 0.000 description 206
- 238000005229 chemical vapour deposition Methods 0.000 description 43
- 238000000231 atomic layer deposition Methods 0.000 description 38
- 238000005240 physical vapour deposition Methods 0.000 description 28
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 28
- 229910052581 Si3N4 Inorganic materials 0.000 description 25
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 24
- 239000003989 dielectric material Substances 0.000 description 21
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 20
- 229910052814 silicon oxide Inorganic materials 0.000 description 18
- 229910052710 silicon Inorganic materials 0.000 description 17
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 16
- 239000004020 conductor Substances 0.000 description 16
- 239000010703 silicon Substances 0.000 description 16
- 230000003071 parasitic effect Effects 0.000 description 11
- 230000004888 barrier function Effects 0.000 description 10
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 10
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 10
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 8
- 238000001312 dry etching Methods 0.000 description 8
- 229910021332 silicide Inorganic materials 0.000 description 8
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 8
- 239000000126 substance Substances 0.000 description 8
- 239000011248 coating agent Substances 0.000 description 7
- 238000000576 coating method Methods 0.000 description 7
- 238000005137 deposition process Methods 0.000 description 7
- 238000000206 photolithography Methods 0.000 description 7
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 7
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 7
- 229910052721 tungsten Inorganic materials 0.000 description 7
- 238000001039 wet etching Methods 0.000 description 7
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000009713 electroplating Methods 0.000 description 6
- 238000005498 polishing Methods 0.000 description 6
- 229910010271 silicon carbide Inorganic materials 0.000 description 6
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 6
- 229910017109 AlON Inorganic materials 0.000 description 5
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 5
- 229910007875 ZrAlO Inorganic materials 0.000 description 5
- 229910052799 carbon Inorganic materials 0.000 description 5
- 229910052802 copper Inorganic materials 0.000 description 5
- 238000001704 evaporation Methods 0.000 description 5
- 230000008020 evaporation Effects 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- 229910052707 ruthenium Inorganic materials 0.000 description 5
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 5
- 238000004544 sputter deposition Methods 0.000 description 5
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 4
- -1 InAlAs Inorganic materials 0.000 description 4
- 239000005380 borophosphosilicate glass Substances 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 229910052750 molybdenum Inorganic materials 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 239000005360 phosphosilicate glass Substances 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 238000000927 vapour-phase epitaxy Methods 0.000 description 4
- 229910004129 HfSiO Inorganic materials 0.000 description 3
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 229910017052 cobalt Inorganic materials 0.000 description 3
- 239000010941 cobalt Substances 0.000 description 3
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 3
- 239000007769 metal material Substances 0.000 description 3
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 229910003468 tantalcarbide Inorganic materials 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 238000007738 vacuum evaporation Methods 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910005540 GaP Inorganic materials 0.000 description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 2
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 239000000908 ammonium hydroxide Substances 0.000 description 2
- ONRPGGOGHKMHDT-UHFFFAOYSA-N benzene-1,2-diol;ethane-1,2-diamine Chemical compound NCCN.OC1=CC=CC=C1O ONRPGGOGHKMHDT-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 230000009969 flowable effect Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 2
- 238000004943 liquid phase epitaxy Methods 0.000 description 2
- 239000011572 manganese Substances 0.000 description 2
- QLOAVXSYZAJECW-UHFFFAOYSA-N methane;molecular fluorine Chemical compound C.FF QLOAVXSYZAJECW-UHFFFAOYSA-N 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 239000002070 nanowire Substances 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229920000052 poly(p-xylylene) Polymers 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 238000000663 remote plasma-enhanced chemical vapour deposition Methods 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910021341 titanium silicide Inorganic materials 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- AIRCTMFFNKZQPN-UHFFFAOYSA-N AlO Inorganic materials [Al]=O AIRCTMFFNKZQPN-UHFFFAOYSA-N 0.000 description 1
- 229910017121 AlSiO Inorganic materials 0.000 description 1
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- VEXZGXHMUGYJMC-UHFFFAOYSA-M Chloride anion Chemical compound [Cl-] VEXZGXHMUGYJMC-UHFFFAOYSA-M 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910005542 GaSb Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 229910003855 HfAlO Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- 229910018245 LaO Inorganic materials 0.000 description 1
- PWHULOQIROXLJO-UHFFFAOYSA-N Manganese Chemical compound [Mn] PWHULOQIROXLJO-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 229910010252 TiO3 Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- GEIAQOFPUVMAGM-UHFFFAOYSA-N ZrO Inorganic materials [Zr]=O GEIAQOFPUVMAGM-UHFFFAOYSA-N 0.000 description 1
- VQYPKWOGIPDGPN-UHFFFAOYSA-N [C].[Ta] Chemical compound [C].[Ta] VQYPKWOGIPDGPN-UHFFFAOYSA-N 0.000 description 1
- IHLNQRLYBMPPKZ-UHFFFAOYSA-N [P].[C].[Si] Chemical compound [P].[C].[Si] IHLNQRLYBMPPKZ-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- ZDZIJHSDFUXADX-UHFFFAOYSA-N azanium hydrogen peroxide hydroxide hydrate Chemical compound O.OO.[OH-].[NH4+] ZDZIJHSDFUXADX-UHFFFAOYSA-N 0.000 description 1
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910052748 manganese Inorganic materials 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 239000002074 nanoribbon Substances 0.000 description 1
- 239000002135 nanosheet Substances 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- PEUPIGGLJVUNEU-UHFFFAOYSA-N nickel silicon Chemical compound [Si].[Ni] PEUPIGGLJVUNEU-UHFFFAOYSA-N 0.000 description 1
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5286—Arrangements of power or ground buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
Definitions
- Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment. Semiconductor devices are typically fabricated by sequentially depositing insulating or ILD structures, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Many integrated circuits are typically manufactured on a single semiconductor wafer, and individual dies on the wafer are singulated by sawing between the integrated circuits along a scribe line. The individual dies are typically packaged separately, in multi-chip modules, for example, or in other types of packaging.
- GAA gate-all around transistor
- CMOS complementary metal-oxide-semiconductor
- FIGS. 1 A- 1 ZD are perspective representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure.
- FIGS. 1 L- 1 , 1 M- 1 , 1 N- 1 , 1 O- 1 , 1 P- 1 , 1 Q- 1 , 1 R- 1 , 1 S- 1 , 1 T- 1 , 1 U- 1 , 1 V - 1 , 1 W- 1 , 1 X- 1 , 1 Y- 1 , 1 Z- 1 , 1 ZA- 1 , 1 ZB- 1 , 1 ZC- 1 , 1 ZD- 1 are cross-sectional representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure.
- FIG. 1 Z- 2 is an enlarged cross-sectional representation of a semiconductor device structure, in accordance with some embodiments of the disclosure.
- FIGS. 2 A- 2 B are perspective representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure.
- FIGS. 2 A- 1 and 2 B- 1 are cross-sectional representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure.
- FIGS. 3 A- 3 B are perspective representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure.
- FIGS. 3 A- 1 and 3 B- 1 are cross-sectional representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure.
- FIGS. 4 A- 4 N are perspective representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure.
- FIGS. 5 A- 5 I are perspective representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- the nanostructure transistor (e.g. nanosheet transistor, nanowire transistor, multi-bridge channel, nano-ribbon FET, gate all around (GAA) transistor structures) described below may be patterned by any suitable method.
- the structures may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes.
- double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, smaller pitches than what is otherwise obtainable using a single, direct photolithography process.
- a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the GAA structure.
- Embodiments for forming a semiconductor device structure are provided.
- the method for forming the semiconductor device structure may include forming an air spacer at the sidewall of the power via structure.
- the metal routing flexibility may be improved by the power via structure, and the parasitic capacitance may be reduced by the air spacer.
- FIGS. 1 A- 1 ZD are perspective representations of various stages of forming a semiconductor device structure 10 a , in accordance with some embodiments of the disclosure.
- the semiconductor device structure 10 a may be a gate all around (GAA) transistor structure.
- FIGS. 1 A- 1 ZD are perspective representations of various stages of forming a semiconductor device structure 10 a , in accordance with some embodiments of the disclosure.
- the semiconductor device structure 10 a may be a gate all around (GAA) transistor structure.
- GAA gate all around
- 1 L- 1 , 1 M- 1 , 1 N- 1 , 1 O- 1 , 1 P- 1 , 1 Q- 1 , 1 R- 1 , 1 S- 1 , 1 T- 1 , 1 U- 1 , 1 V - 1 , 1 W- 1 , 1 X- 1 , 1 Y- 1 , 1 Z- 1 , 1 ZA- 1 , 1 ZA- 1 , 1 ZC- 1 , 1 ZD- 1 are cross-sectional representations of various stages of forming a semiconductor device structure 10 a , in accordance with some embodiments of the disclosure.
- a semiconductor stack including first semiconductor material layers 104 and second semiconductor material layers 106 are formed over a substrate 102 , as shown in FIG. 1 A in accordance with some embodiments.
- the substrate 102 may be a semiconductor wafer such as a silicon wafer.
- the substrate 102 may also include other elementary semiconductor materials, compound semiconductor materials, and/or alloy semiconductor materials.
- the elementary semiconductor materials may include, but are not limited to, crystal silicon, polycrystalline silicon, amorphous silicon, germanium, and/or diamond.
- Examples of the compound semiconductor materials may include, but are not limited to, silicon carbide, gallium nitride, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide.
- the substrate 102 may include an epitaxial layer.
- the substrate 102 may be an epitaxial layer overlying a bulk semiconductor.
- the substrate 102 may also be semiconductor on insulator (SOI).
- SOI substrate may be fabricated by a wafer bonding process, a silicon film transfer process, a separation by implantation of oxygen (SIMOX) process, other applicable methods, or a combination thereof.
- the substrate 102 may be an N-type substrate.
- the substrate 102 may be a P-type substrate.
- first semiconductor material layers 104 and second semiconductor material layers 106 are alternating stacked over the substrate 102 to form the semiconductor stack, as shown in FIG. 1 A in accordance with some embodiments.
- the first semiconductor material layers 104 and the second semiconductor material layers 106 may include Si, Ge, SiGe, GaAs, InSb, GaP, GaSb, InAlAs, InGaAs, GaSbP, GaAsSb, or InP.
- the first semiconductor material layers 104 and second semiconductor material layers 106 may be made of different materials with different etching rates. In some embodiments, for example, the first semiconductor material layers 104 are made of SiGe and the second semiconductor material layers 106 are made of Si.
- the first semiconductor material layers 104 and second semiconductor material layers 106 may be formed by low pressure chemical vapor deposition (LPCVD) process, epitaxial growth process, other applicable methods, or a combination thereof.
- the epitaxial growth process may include molecular beam epitaxy (MBE), metal organic chemical vapor deposition (MOCVD), or vapor phase epitaxy (VPE).
- the semiconductor structure may include two to five layers of the first semiconductor material layers 104 and two to five layers of the second semiconductor material layers 106 .
- the first mask structure 108 is made of silicon nitride, silicon carbon nitride (SiCN), or applicable material.
- the first hard mask layers 108 are formed by a deposition process, such as low-pressure CVD (LPCVD) process, plasma enhanced CVD (PECVD) process, or another deposition process.
- LPCVD low-pressure CVD
- PECVD plasma enhanced CVD
- the semiconductor material stack is patterned to form fin structures 110 using the mask structure 108 as a mask layer, as shown in FIG. 1 B in accordance with some embodiments.
- the fin structures 110 may include base fin structures and the semiconductor material stacks, including the first semiconductor material layers 104 and the second semiconductor material layers 106 , formed over the base fin structure.
- the patterning process may including forming a mask structure 108 over the first semiconductor material layers 104 and the second semiconductor material layers 106 and etching the semiconductor material stack and the underlying substrate 102 through the mask structure 108 , as shown in FIG. 1 B in accordance with some embodiments.
- the mask structure 108 may be a multilayer structure including a pad layer and a hard mask layer formed over the pad layer.
- the pad layer may be made of silicon oxide, which may be formed by thermal oxidation or CVD.
- the hard mask layer may be made of silicon nitride, which may be formed by CVD, such as LPCVD or plasma-enhanced CVD (PECVD).
- the patterning process of forming the fin structures 110 may include a photolithography process and an etching process.
- the photolithography process may include photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, developing the photoresist, rinsing and drying (e.g., hard baking).
- the etching process may include a dry etching process or a wet etching process.
- a liner layer 114 is formed over the fin structures 110 and in the trenches between the fin structures 110 , as shown in FIG. 1 C in accordance with some embodiments.
- the liner layer 114 may be conformally formed over the substrate 102 , the fin structure 110 , and the mask structure 108 covering the fin structure 110 .
- the liner layer 114 may be used to protect the fin structure 110 from being damaged in the following processes (such as an anneal process or an etching process).
- the liner layer 114 may be made of silicon nitride.
- the liner layer 114 may be formed by using a thermal oxidation, a CVD process, an atomic layer deposition (ALD) process, a LPCVD process, a plasma enhanced CVD (PECVD) process, a HDPCVD process, a flowable CVD (FCVD) process, another applicable process, or a combination thereof.
- ALD atomic layer deposition
- PECVD plasma enhanced CVD
- FCVD flowable CVD
- the isolation structure material 116 is then filled into the trenches between the fin structures 110 and over the liner layer 114 , as shown in FIG. 1 C in accordance with some embodiments.
- the isolation structure material 116 may be made of silicon oxide, silicon nitride, silicon oxynitride (SiON), fluoride-doped silicate glass (FSG), other low-k dielectric materials, or a combination thereof.
- the isolation structure material 116 may be deposited by a deposition process, such as a chemical vapor deposition (CVD) process (e.g. a flowable CVD (FCVD) process), a spin-on-glass process, or another applicable process.
- CVD chemical vapor deposition
- FCVD flowable CVD
- the isolation structure material 116 and the liner layer 114 are etched back using an etching process, and an isolation structure 116 is formed surrounding the base fin structure, as shown in FIG. 1 C in accordance with some embodiments.
- the etching process may be used to remove the top portion of the liner layer 114 and the top portion of the isolation structure material 116 .
- the first semiconductor material layers 104 and the second semiconductor material layers 106 may be exposed.
- the isolation structure 116 may be a shallow trench isolation (STI) structure.
- the isolation structure 116 may be configured to electrically isolate active regions such as fin structures 110 of the semiconductor structure 10 a and prevent electrical interference and crosstalk.
- a dummy gate structure 122 is formed over and across the fin structures 110 , as shown in FIG. 1 D in accordance with some embodiments.
- the dummy gate structure 122 may be used to define the source/drain regions and the channel regions of the resulting semiconductor structure 10 a .
- the dummy gate structure 122 may include a dummy gate dielectric layer 118 and a dummy gate electrode layer 120 .
- the dummy gate dielectric layer 118 and the dummy gate electrode layer 120 may be replaced by the following steps to form a real gate structure with a high-k dielectric layer and a metal gate electrode layer.
- the dummy gate dielectric layer 118 may include one or more dielectric materials, such as silicon oxide, silicon nitride, silicon oxynitride (SiON), HfO 2 , HfZrO, HfSiO, HfTiO, HfAlO, or a combination thereof.
- the dummy gate dielectric layer 118 may be formed by an oxidation process (e.g., a dry oxidation process, or a wet oxidation process), a chemical vapor deposition process, other applicable processes, or a combination thereof.
- the dummy gate dielectric layer 118 may include a high-k dielectric layer (e.g., the dielectric constant is greater than 3.9) such as hafnium oxide (HfO 2 ).
- the high-k dielectric layer may include other high-k dielectrics, such as LaO, AlO, ZrO, TiO, Ta 2 O 5 , Y 2 O 3 , SrTiO 3 , BaTiO 3 , BaZrO, HfZrO, HfLaO, HfTaO, HfSiO, HfSiON, HfTiO, LaSiO, AlSiO, (Ba, Sr)TiO 3 , Al 2 O 3 , other applicable high-k dielectric materials, or a combination thereof.
- the high-k dielectric layer may be formed by a chemical vapor deposition process (e.g., a plasma enhanced chemical vapor deposition (PECVD) process, or a metalorganic chemical vapor deposition (MOCVD) process), an atomic layer deposition (ALD) process (e.g., a plasma enhanced atomic layer deposition (PEALD) process), a physical vapor deposition (PVD) process (e.g., a vacuum evaporation process, or a sputtering process), other applicable processes, or a combination thereof.
- a chemical vapor deposition process e.g., a plasma enhanced chemical vapor deposition (PECVD) process, or a metalorganic chemical vapor deposition (MOCVD) process
- ALD atomic layer deposition
- PVD physical vapor deposition
- the dummy gate electrode layer 120 may include polycrystalline-silicon (poly-Si), poly-crystalline silicon-germanium (poly-SiGe), other applicable materials, or a combination thereof.
- the dummy gate electrode layer 120 may be formed by a chemical vapor deposition process (e.g., a low pressure chemical vapor deposition process, or a plasma enhanced chemical vapor deposition process), a physical vapor deposition process (e.g., a vacuum evaporation process, or a sputtering process), other applicable processes, or a combination thereof.
- Hard mask layers 128 are formed over the dummy gate structure 122 , as shown in FIG. 1 D in accordance with some embodiments.
- the hard mask layers 128 may include multiple layers, such as an oxide layer 124 and a nitride layer 126 .
- the oxide layer 124 includes silicon oxide
- the nitride layer 126 includes silicon nitride.
- the formation of the dummy gate structure 122 may include conformally forming a dielectric material as the dummy gate dielectric layer 118 .
- a conductive material may be formed over the dielectric material as the dummy gate electrode layers 120 , and the bi-layered hard mask layers 128 , including the oxide layer 124 and the nitride layer 126 , may be formed over the conductive material.
- the dielectric material and the conductive material may be patterned and etched through the bi-layered hard mask layers 128 to form the dummy gate structure 122 , as shown in FIG. 1 D in accordance with some embodiments.
- the dummy gate dielectric layer 118 and the dummy gate electrode layer 120 may be etched by a dry etching process. After the etching process, the first semiconductor material layers 104 and the second semiconductor material layers 106 may be exposed on opposite sides of the dummy gate structure 122 .
- a conformal dielectric layer is formed over the substrate 102 and the dummy gate structure 122 , and then an etching process is performed.
- a pair of spacer layers 132 is formed over opposite sidewalls of the dummy gate structure 122 , and a source/drain opening is formed beside the dummy gate structure 122 , as shown in FIG. 1 E in accordance with some embodiments.
- the spacer layers 132 may be multi-layer structures formed by different materials with different etching selectivity.
- the spacer layers 132 may be made of silicon oxide, silicon nitride, silicon oxynitride, and/or dielectric materials.
- the spacer layers 132 may be formed by a chemical vapor deposition (CVD) process, a spin-on-glass process, or another applicable process.
- CVD chemical vapor deposition
- the first semiconductor material layers 104 and the second semiconductor material layers 106 of the fin structure 110 not covered by the dummy gate structure 122 and the spacer layers 132 are etched to form the trenches beside the dummy gate structure 122 , as shown in FIG. 1 E in accordance with some embodiments.
- the fin structures 110 may be recessed by performing a number of etching processes. That is, the first semiconductor material layers 104 and the second semiconductor material layers 106 of the fin structures 110 may be etched in different etching processes.
- the etching process may be a dry etching process or a wet etching process.
- the fin structures 110 may be etched by a dry etching process.
- the first semiconductor material layers 104 are laterally etched from the source/drain opening to form recesses, as shown in FIG. 1 F in accordance with some embodiments.
- the outer portions of the first semiconductor material layers 104 may be removed, and the inner portions of the first semiconductor material layers 104 under the dummy gate structure 122 and the spacer layers 132 may remain.
- the sidewalls of the etched first semiconductor material layers 104 may be not aligned with the sidewalls of the second semiconductor material layers 106 .
- the lateral etching of the first semiconductor material layers 104 may be a dry etching process, a wet etching process, or a combination thereof.
- the first semiconductor material layers 104 are Ge or SiGe and the second semiconductor material layers 106 are Si, and the first semiconductor material layers 104 are selectively etched to form the recesses by using a wet etchant such as, but not limited to, ammonium hydroxide (NH 4 OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), or potassium hydroxide (KOH) solutions, or the like.
- a wet etchant such as, but not limited to, ammonium hydroxide (NH 4 OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), or potassium hydroxide (KOH) solutions, or the like.
- an inner spacer 134 is formed in the recess, as shown in FIG. 1 G in accordance with some embodiments.
- the inner spacer 134 may provide a barrier between subsequently formed source/drain epitaxial structures and gate structure.
- the inner spacer 134 may be made of dielectric material such as silicon oxide (SiO 2 ), silicon nitride (SiN), silicon carbide (SiC), silicon oxynitride (SiON), silicon carbon nitride (SiCN), silicon oxide carbonitride (SiOCN), or a combination thereof.
- the inner spacer 134 may be formed using a deposition process.
- the deposition process may include a CVD process (such as LPCVD, PECVD, SACVD, or FCVD), an ALD process, another applicable method, or a combination thereof.
- a source/drain epitaxial structure 136 is formed in the source/drain opening, as shown in FIG. 1 H in accordance with some embodiments.
- the source/drain epitaxial structure 136 may be formed over opposite sides of the dummy gate structure 122 .
- Source/drain epitaxial structure 136 may refer to a source or a drain, individually or collectively dependent upon the context.
- a strained material may be grown in the source/drain opening using an epitaxial (epi) process to form the source/drain epitaxial structure 136 .
- the lattice constant of the strained material may be different from the lattice constant of the substrate 102 .
- the source/drain epitaxial structure 136 may include SiGeB, SiP, SiAs, SiGe, other applicable materials, or a combination thereof.
- the source/drain epitaxial structure 136 may be formed by an epitaxial growth step, such as metalorganic chemical vapor deposition (MOCVD), metalorganic vapor phase epitaxy (MOVPE), plasma-enhanced chemical vapor deposition (PECVD), remote plasma-enhanced chemical vapor deposition (RP-CVD), molecular beam epitaxy (MBE), hydride vapor phase epitaxy (HYPE), liquid phase epitaxy (LPE), chloride vapor phase epitaxy (Cl-VPE), or any other suitable method.
- MOCVD metalorganic chemical vapor deposition
- MOVPE metalorganic vapor phase epitaxy
- PECVD plasma-enhanced chemical vapor deposition
- RP-CVD remote plasma-enhanced chemical vapor deposition
- MBE molecular beam epitaxy
- HYPE hydride vapor phase epitaxy
- LPE liquid phase epitaxy
- Cl-VPE chloride vapor phase epitaxy
- the source/drain epitaxial structure 136 may be in-situ doped during the epitaxial growth process.
- the source/drain epitaxial structures 136 may be the epitaxially grown SiGe doped with boron (B).
- the source/drain epitaxial structure 136 may be the epitaxially grown Si doped with carbon to form silicon:carbon (Si:C) source/drain features, phosphorous to form silicon:phosphor (Si:P) source/drain features, or both carbon and phosphorous to form silicon carbon phosphor (SiCP) source/drain features.
- the source/drain epitaxial structure 136 may be doped in one or more implantation processes after the epitaxial growth process.
- a contact etch stop layer 138 is formed over the source/drain epitaxial structure 136 , as shown in FIG. 1 I in accordance with some embodiments. More specifically, the contact etch stop layer 138 covers the sidewalls of the spacer layers 132 and the source/drain epitaxial structures 136 in accordance with some embodiments.
- the contact etch stop layer 138 may be made of a dielectric material such as silicon nitride, silicon oxide, silicon oxynitride (SiON), other applicable materials, or a combination thereof.
- the contact etch stop layer 138 may be formed by a chemical vapor deposition process (e.g., a plasma enhanced chemical vapor deposition (PECVD) process, or a metalorganic chemical vapor deposition (MOCVD) process), an atomic layer deposition (ALD) process (e.g., a plasma enhanced atomic layer deposition (PEALD) process), a physical vapor deposition (PVD) process (e.g., a vacuum evaporation process, or a sputtering process), other applicable processes, or a combination thereof.
- PECVD plasma enhanced chemical vapor deposition
- MOCVD metalorganic chemical vapor deposition
- ALD atomic layer deposition
- PVD physical vapor deposition
- the ILD structure 140 may include multilayers made of multiple dielectric materials, such as silicon oxide (SiO x , where x may be a positive integer), silicon oxycarbide (SiCO y , where y may be a positive integer), silicon oxycarbonitride (SiNCO z , where z may be a positive integer), silicon nitride, silicon oxynitride, phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), low-k dielectric material, or another applicable dielectric material.
- silicon oxide SiO x
- SiCO y silicon oxycarbide
- SiNCO z silicon oxycarbonitride
- SiNCO z silicon oxycarbonitride
- silicon nitride silicon oxynitride
- PSG phosphosilicate glass
- BPSG borophosphosilicate glass
- low-k dielectric materials include, but are not limited to, fluorinated silica glass (FSG), carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), or polyimide.
- the ILD structure 140 may be formed by chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), spin-on coating, or another applicable process.
- a planarizing process or an etch-back process is performed on the ILD structure 140 until the top surface of the dummy gate structure 122 is exposed, as shown in FIG. 1 I in accordance with some embodiments.
- the top surface of the dummy gate structure 122 may be substantially level with the top surfaces of the spacer layers 132 and the ILD structure 140 .
- the planarizing process may include a grinding process, a chemical mechanical polishing (CMP) process, an etching process, other applicable processes, or a combination thereof.
- a trench 142 is formed between the spacer layers 132 over the fin structure 110 and the first semiconductor material layers 104 are exposed from the trench 142 .
- the dummy gate structure 122 may be removed by a dry etching process or a wet etching process.
- the removal process may include one or more etching processes.
- a wet etchant such as a tetramethylammonium hydroxide (TMAH) solution may be used to selectively remove the dummy gate electrode layers 120 .
- TMAH tetramethylammonium hydroxide
- the dummy gate dielectric layer 118 may be removed using a plasma dry etching, a dry chemical etching, and/or a wet etching.
- the first semiconductor material layers 104 are removed and gaps 144 are formed between the first semiconductor material layers 104 , as shown in FIG. 1 K in accordance with some embodiments. More specifically, the second semiconductor material layers 106 exposed by the gaps 144 form nanostructures 106 , and the nanostructures 106 are configured to function as channel regions in the resulting semiconductor devices 10 a in accordance with some embodiments.
- the first semiconductor material layers 104 may be removed by performing one or more etching processes.
- the etching process may include a selective wet etching process, such as APM (e.g., ammonia hydroxide-hydrogen peroxide-water mixture) etching process.
- APM e.g., ammonia hydroxide-hydrogen peroxide-water mixture
- the wet etching process uses etchants such as ammonium hydroxide (NH 4 OH), TMAH, ethylenediamine pyrocatechol (EDP), and/or potassium hydroxide (KOH) solutions.
- a gate structures 150 are formed surrounding the nanostructures 106 and over the nanostructures 106 .
- Gate structures 150 are formed surrounding the nanostructures 106 to form gate-all-around (GAA) transistor structures, as shown in FIG. 1 L in accordance with some embodiments. Therefore, the gate control ability may be enhanced.
- GAA gate-all-around
- the gate structures 150 are multi-layered structures.
- Each of the gate structures 150 may include an interfacial layer, a gate dielectric layer 152 , a work function layer 154 , and a gate electrode layer, as shown in FIG. 1 L in accordance with some embodiments.
- the gate dielectric layer 152 and the work function layer 154 are shown in FIG. 1 L .
- the interfacial layer may be formed around the nanostructures 106 and on the exposed portions of the base fin structures.
- the interfacial layer may be made of silicon oxide, and the interfacial layer may be formed by thermal oxidation.
- the gate dielectric layer 152 is formed over the interfacial layer, so that the nanostructures 106 are surrounded (e.g. wrapped) by the gate dielectric layer 152 .
- the gate dielectric layer 152 also covers the sidewalls of the spacer layers 132 and the inner spacers 134 in accordance with some embodiments.
- the work function layer 154 may be made of metal materials.
- the metal materials of the work function layer 154 may include N-work-function metal.
- the N-work-function metal may include tungsten (W), copper (Cu), titanium (Ti), silver (Ag), aluminum (Al), titanium aluminum alloy (TiAl), titanium aluminum nitride (TiAlN), tantalum carbide (TaC), tantalum carbon nitride (TaCN), tantalum silicon nitride (TaSiN), manganese (Mn), zirconium (Zr), or a combination thereof.
- the work function layer 154 may include P-work-function metal.
- the P-work-function metal may include titanium nitride (TiN), tungsten nitride (WN), tantalum nitride (TaN), ruthenium (Ru) or a combination thereof.
- the work function layer 154 may be formed by using CVD, ALD, other applicable methods, or a combination thereof.
- the gate structure 150 may be patterned by a hard mask layer 156 and trenches 158 are formed through the gate structure 150 between adjacent source/drain epitaxial structures 136 , as shown in FIGS. 1 M and 1 M- 1 in accordance with some embodiments.
- the gate structure 150 may be cut by the trenches 158 .
- the substrate 102 and the sidewalls of the source/drain epitaxial structures 136 may be exposed in the trenches 158 .
- the hard mask layer 156 may be made of silicon nitride, silicon carbon nitride (SiCN), or applicable material.
- the hard mask layer 156 may be formed by a deposition process, such as low-pressure CVD (LPCVD) process, plasma enhanced CVD (PECVD) process, or another deposition process.
- LPCVD low-pressure CVD
- PECVD plasma enhanced CVD
- the isolation material 160 may include SiC, LaO, AlO, AlON, ZrO, HfO, SiN, ZnO, ZrN, ZrAlO, TiO, TaO, YO, TaCN, SiOCN, SiOC, SiCN, LaO, SiO, other applicable materials, or a combination thereof.
- the isolation material 160 may be deposited into the trenches 158 by CVD (such as HDP-CVD, PECVD, or HARP), ALD, another suitable method, or a combination thereof.
- the isolation material 160 may be conformally formed in the trenches 158 . Therefore, the top surface of the isolation material 160 may have a recess over the trenches 158 .
- the first liner layer 170 has a thickness 170 T in a range of about 1 nm to about 10 nm. If the first liner layer 170 is too thick, the area of subsequently forming power via structure may be too small, and the resistance may be increased. If the first liner layer 170 is too thin, it may be difficult to form the first liner layer 170 , and the first liner layer 170 may be broken.
- a dummy material layer 172 is conformally formed in the trench 162 and over the first liner layer 170 , as shown in FIGS. 1 Q and 1 Q- 1 in accordance with some embodiments.
- the dummy material layer 172 may be made of Si, SiGe, SiB, other applicable materials, or a combination thereof.
- the dummy material layer 172 may be deposited by CVD (such as HDP-CVD, PECVD, or HARP), ALD, another suitable method, or a combination thereof.
- the top portion of the dummy material layer 172 is removed in an etching process, and the dummy material layer 172 remains over the lower sidewalls of the trench 162 , as shown in FIGS. 1 R and 1 R- 1 in accordance with some embodiments.
- the first liner layer 170 over the isolation material 160 and the top surface of the substrate 102 may be exposed.
- the first liner layer 170 over the upper sidewalls of the trench 162 may also be exposed.
- the bottom portion of the trench 162 is narrower than the top portion of the trench 162 .
- the etching process may include an anisotropic etching process such as a dry etching process.
- a second liner layer 174 is conformally formed in the trench 162 and over the first liner layer 170 and the dummy material layer 172 , as shown in FIGS. 1 S and 1 S- 1 in accordance with some embodiments.
- the second liner layer 174 may be a blocking layer for subsequently formed power via structure.
- the second liner layer 174 may be made of SiC, LaO, AlO, AlON, ZrO, HfO, SiN, ZnO, ZrN, ZrAlO, TiO, TaO, YO, TaCN, SiOCN, SiOC, SiCN, LaO, SiO, other applicable materials, or a combination thereof.
- the second liner layer 174 is made of SiN or SiCN.
- the second liner layer 174 may be deposited by CVD (such as HDP-CVD, PECVD, or HARP), ALD, another suitable method, or a combination thereof.
- the power via structure 175 may be formed by a chemical vapor deposition process (CVD), a physical vapor deposition process (PVD), (e.g., evaporation or sputter), an atomic layer deposition process (ALD), a plasma enhanced CVD (PECVD), a plasma enhanced physical vapor deposition (PEPVD), an electroplating process, another suitable process, or a combination thereof to deposit the conductive materials of the power via structure 175 , and then a planarization process such as a chemical mechanical polishing (CMP) process or an etch back process is optionally performed to remove excess conductive materials. After the planarization process, the top surface of the power via structure 175 may be level with the top surfaces of the ILD structure 140 .
- CVD chemical vapor deposition process
- PVD physical vapor deposition process
- ALD atomic layer deposition process
- PECVD plasma enhanced CVD
- PEPVD plasma enhanced physical vapor deposition
- electroplating process another suitable process, or a combination
- an ILD structure 178 is formed over the protection layer 176 , as shown in FIGS. 1 U and 1 U- 1 in accordance with some embodiments.
- the processes and materials for forming the ILD structure 178 may be the same as, or similar to, those used to form the ILD structure 140 . For the purpose of brevity, the descriptions of these processes are not repeated herein.
- a source/drain opening may be formed through the ILD structures 140 and 178 , the protection layer 176 , and the isolation material 160 to expose the source/drain epitaxial structure 136 by performing an etching process.
- a silicide layer may be formed over the source/drain epitaxial structure 136 before the source/drain contact structure is formed. The silicide layer may reduce the contact resistance between the source/drain epitaxial structure 136 and the subsequently formed source/drain contact structure over the source/drain epitaxial structure 136 .
- the silicide layer may be made of titanium silicide (TiSi 2 ), nickel silicide (NiSi), cobalt silicide (CoSi), or other suitable low-resistance materials.
- the top surface of the power via structure 175 near the source/drain contact structure 180 is wider than the bottom surface of the power via structure 175 near a subsequently formed metal layer at the back-side of the substrate 102 .
- the power via structure 175 has a width 175 W in a range of about 10 nm to about 30 nm. If the power via structure 175 is too wide, the power via structure 175 may be too close to the source/drain epitaxial structures 136 and the isolation may not be enough. If the power via structure 175 is too narrow, it may be difficult to fill the trench 162 with the power via material 174 . The area of the power via structure 175 may also be too small, and the resistance may be increased.
- the etching process may use chemical base such as He, H 2 , HBr, or O 2 .
- the etching process may be performed at a pressure in a range of about 0.1 Torr to about 10 Torr.
- the etching process may be performed at a temperature in a range of about 10° C. to about 100° C. If the etching pressure and temperature are too great, the etching rate may be too slow, and the throughput may be worse. If the etching pressure and temperature are too less, the etching selectivity between dummy material and other material may be worse.
- FIG. 1 Z- 2 is an enlarged cross-sectional representation of a semiconductor device structure 10 a , in accordance with some embodiments of the disclosure.
- the air spacer 192 is formed under the sealing layer 190 . In some embodiments, the air spacer 192 is formed between the power via structure 175 and the source/drain epitaxial structure 136 . The air spacer 192 may reduce the parasitic capacitance between the power via structure 175 and the gate structure 150 .
- the second liner layer 174 has a thickness 174 T in a range of about 1 nm to about 10 nm. If the second liner layer 174 is too thick, the area of the power via structure 175 may be too small, and the resistance may be increased. If the second liner layer 174 is too thin, the second liner layer 174 may not be formed, and metal material of the power via structure 175 may be exposed in the air spacer 192 .
- the power via structure 175 has an angle 175 A in a range of about 90 degree to about 100 degree. If the angle 175 A of the power via structure 175 is too great, the isolation may be worse. If the angle 175 A of the power via structure 175 is too less, it may be difficult to fill the power via material into the trench 162 .
- the sealing layer 190 over the air spacer 192 at the front side has a depth 190 DF
- the sealing layer 190 over the air spacer 192 at the backside has a depth 190 DB.
- the depth 190 DF of the sealing layer 190 is in a range of about 1 nm to about 10 nm.
- the depth 190 DB of the sealing layer 190 is in a range of about 1 nm to about 10 nm. If the depth 190 DF or 190 DB of the sealing layer 190 are too great, the air spacer 192 may be too small and the capacitance reduction may be not enough. If the depth 190 DF or 190 DB of the sealing layer 190 are too less, the subsequently formed metal layer may be formed in the air spacer 192 .
- a barrier layer 198 may be conformally formed over the hard mask layer 194 and in the opening 196 , as shown in FIGS. 1 ZC and 1 ZC- 1 in accordance with some embodiments.
- the barrier layer 198 may be formed before filling the opening 196 with the conductive material to prevent the conductive material from diffusing out.
- the barrier layer 198 may also serve as an adhesive or glue layer.
- the material of the barrier layer 198 may be TaN, TiN, W, Ru, Co, other applicable materials, or a combination thereof.
- FIGS. 2 A- 2 B are perspective representations of various stages of forming a semiconductor device structure 10 b , in accordance with some embodiments of the disclosure. Some processes or devices are the same as, or similar to, those described in the embodiments above, and therefore the descriptions of these processes and devices are not repeated herein. The difference from the embodiments described above is that, as shown in FIG. 2 A in accordance with some embodiments, the sealing layer 190 only forms at the top portion of the opening 188 .
- the sealing layer 190 may only forms at the top portion of the opening 188 , and the lower sidewalls of the first liner layer 170 and the second liner layer 174 are exposed in the air spacer 192 , as shown in FIGS. 2 A, 2 A- 1 and 2 A- 2 in accordance with some embodiments. Since the air spacer 192 is enlarged, the parasitic capacitance is further reduced.
- the glue layer 202 is deposited in the trench 162 over the second liner layer 174 , and the power via structure 175 is formed in the trench 162 , as shown in FIGS. 3 A and 3 A- 1 in accordance with some embodiments.
- the glue layer 202 may be made of TaN, TiN, other applicable materials, or a combination thereof.
- the glue layer 202 may be formed by depositing the barrier layer materials by a physical vapor deposition process (PVD) (e.g., evaporation or sputtering), an atomic layer deposition process (ALD), an electroplating process, other applicable processes, or a combination thereof.
- PVD physical vapor deposition process
- ALD atomic layer deposition process
- electroplating process other applicable processes, or a combination thereof.
- low-k dielectric materials include, but are not limited to, fluorinated silica glass (FSG), carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), or polyimide.
- the dielectric layer 210 may be formed by chemical vapor deposition (CVD), physical vapor deposition, (PVD), atomic layer deposition (ALD), spin-on coating, or other applicable processes.
- the dummy material layer 172 is conformally formed in the trench 162 , as shown in FIG. 4 G in accordance with some embodiments. Later, the dummy material layer 172 formed over the bottom surface of the trench 162 is removed, and the dummy material layer 172 remains over sidewalls of the trench 162 , as shown in FIG. 4 H in accordance with some embodiments.
- the metal routing flexibility may be improved, and the parasitic capacitance between the gate structure 168 and the power via structure 175 may be reduced.
- the power via structure 175 may be formed after the substrate 102 has been flipped.
- the substrate 102 is flipped and thinned down, and the dummy power via structure 177 is removed, as shown in FIGS. 5 C and 5 D in accordance with some embodiments.
- the power via structure 175 is then formed in the trench 162 , as shown in FIG. 5 E in accordance with some embodiments.
- the dummy material layer 172 is removed, and the air spacer 192 is formed by sealing the opening 188 with the sealing layer 190 , as shown in FIG. 5 F- 5 H in accordance with some embodiments.
- the processes and materials for forming the power via structure 175 and the sealing layer 190 may be the same as, or similar to, those used to form the power via structure 175 and the sealing layer 190 in the previous embodiments. For the purpose of brevity, the descriptions of these processes are not repeated herein.
- the hard mask layer 194 with a metal layer 200 is formed under the power via structure 175 , as shown in FIG. 5 I in accordance with some embodiments.
- the processes and materials for forming the hard mask layer 194 and the metal layer 200 may be the same as, or similar to, those used to form the hard mask layer 194 and the metal layer 200 in the previous embodiments. For the purpose of brevity, the descriptions of these processes are not repeated herein.
- the power via structure 175 may be formed by forming a dummy power via structure 175 first, and the dummy power via structure 175 is replaced after the substrate 102 has been flipped.
- Embodiments of a semiconductor device structure and a method for forming the same are provided.
- the parasitic capacitance may be reduced while the metal routing flexibility increased.
- the device performance may be enhanced.
- a method for forming a semiconductor device structure includes forming a fin structure over a substrate.
- the method for forming a semiconductor device structure also includes forming a gate structure over the fin structure.
- the method for forming a semiconductor device structure also includes forming source/drain structures beside the gate structure.
- the method for forming a semiconductor device structure also includes forming a dielectric layer over the source/drain structures.
- the method for forming a semiconductor device structure also includes patterning the dielectric layer to expose the substrate between the source/drain structures.
- the method for forming a semiconductor device structure also includes depositing a first liner layer over the substrate.
- the method for forming a semiconductor device structure also includes depositing a dummy material layer over the first liner layer.
- the method for forming a semiconductor device structure also includes removing the top portion of the dummy material layer.
- the method for forming a semiconductor device structure also includes depositing a second liner layer over the dummy material layer and the first liner layer.
- the method for forming a semiconductor device structure also includes depositing a power via material.
- the method for forming a semiconductor device structure also includes planarizing the power via material to expose the top surface of the dielectric layer.
- the method for forming a semiconductor device structure also includes forming a contact structure over the power via material.
- the method for forming a semiconductor device structure also includes flipping the substrate.
- a semiconductor device structure in some embodiments, includes nanostructures formed over a substrate.
- the semiconductor device structure also includes nanostructures formed over a substrate.
- the semiconductor device structure also includes a gate structure surrounding the nanostructures.
- the semiconductor device structure also includes source/drain structures formed over opposite sides of the gate structure.
- the semiconductor device structure also includes a power via structure formed beside the source/drain structures.
- the semiconductor device structure also includes a contact structure formed over the power via structure.
- the semiconductor device structure also includes a metal layer formed under the power via structure. An air spacer is formed between the power via structure and the source/drain structures.
Abstract
A method for forming a semiconductor device structure includes forming a gate structure surrounding the nanostructures. The method also includes forming source/drain structures over opposite sides of the gate structure. The method also includes forming a trench beside the source/drain structures. The method also includes depositing a first liner layer in the trench. The method also includes depositing a dummy material layer over the first liner layer. The method also includes etching the dummy material layer. The method also includes depositing a second liner layer over the dummy material layer. The method also includes forming a power via structure in the trench. The method also includes removing the dummy material layer to form an opening between the first liner layer and the second liner layer. The method also includes forming a sealing layer over the opening. An air spacer is formed under the sealing layer.
Description
- Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment. Semiconductor devices are typically fabricated by sequentially depositing insulating or ILD structures, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Many integrated circuits are typically manufactured on a single semiconductor wafer, and individual dies on the wafer are singulated by sawing between the integrated circuits along a scribe line. The individual dies are typically packaged separately, in multi-chip modules, for example, or in other types of packaging.
- Recently, multi-gate devices have been introduced in an effort to improve gate control by increasing gate-channel coupling, reduce OFF-state current, and reduce short-channel effects (SCEs). One such multi-gate device that has been introduced is the gate-all around transistor (GAA). The GAA device gets its name from the gate structure which can extend around the channel region providing access to the channel on two or four sides. GAA devices are compatible with conventional complementary metal-oxide-semiconductor (CMOS) processes.
- However, integration of fabrication of the GAA features around the nanowire can be challenging. While the current methods have been satisfactory in many respects, continued improvements are still needed.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It should be noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIGS. 1A-1ZD are perspective representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure. -
FIGS. 1L-1, 1M-1, 1N-1, 1O-1, 1P-1, 1Q-1, 1R-1, 1S-1, 1T-1, 1U-1, 1V -1, 1W-1, 1X-1, 1Y-1, 1Z-1, 1ZA-1, 1ZB-1, 1ZC-1, 1ZD-1 are cross-sectional representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure. -
FIG. 1Z-2 is an enlarged cross-sectional representation of a semiconductor device structure, in accordance with some embodiments of the disclosure. -
FIGS. 2A-2B are perspective representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure. -
FIGS. 2A-1 and 2B-1 are cross-sectional representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure. -
FIG. 2A-2 is an enlarged cross-sectional representation of a semiconductor device structure, in accordance with some embodiments of the disclosure. -
FIGS. 3A-3B are perspective representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure. -
FIGS. 3A-1 and 3B-1 are cross-sectional representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure. -
FIGS. 4A-4N are perspective representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure. -
FIGS. 5A-5I are perspective representations of various stages of forming a semiconductor device structure, in accordance with some embodiments of the disclosure. - The following disclosure provides many different embodiments, or examples, for implementing different features of the subject matter provided. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Some variations of the embodiments are described. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements. It should be understood that additional operations can be provided before, during, and after the method, and some of the operations described can be replaced or eliminated for other embodiments of the method.
- The nanostructure transistor (e.g. nanosheet transistor, nanowire transistor, multi-bridge channel, nano-ribbon FET, gate all around (GAA) transistor structures) described below may be patterned by any suitable method. For example, the structures may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, smaller pitches than what is otherwise obtainable using a single, direct photolithography process. For example, in one embodiment, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the GAA structure.
- Embodiments for forming a semiconductor device structure are provided. The method for forming the semiconductor device structure may include forming an air spacer at the sidewall of the power via structure. The metal routing flexibility may be improved by the power via structure, and the parasitic capacitance may be reduced by the air spacer.
-
FIGS. 1A-1ZD are perspective representations of various stages of forming asemiconductor device structure 10 a, in accordance with some embodiments of the disclosure. Thesemiconductor device structure 10 a may be a gate all around (GAA) transistor structure.FIGS. 1L-1, 1M-1, 1N-1, 1O-1, 1P-1, 1Q-1, 1R-1, 1S-1, 1T-1, 1U-1, 1V -1, 1W-1, 1X-1, 1Y-1, 1Z-1, 1ZA-1, 1ZA-1, 1ZC-1, 1ZD-1 are cross-sectional representations of various stages of forming asemiconductor device structure 10 a, in accordance with some embodiments of the disclosure. - A semiconductor stack including first
semiconductor material layers 104 and secondsemiconductor material layers 106 are formed over asubstrate 102, as shown inFIG. 1A in accordance with some embodiments. Thesubstrate 102 may be a semiconductor wafer such as a silicon wafer. Thesubstrate 102 may also include other elementary semiconductor materials, compound semiconductor materials, and/or alloy semiconductor materials. Examples of the elementary semiconductor materials may include, but are not limited to, crystal silicon, polycrystalline silicon, amorphous silicon, germanium, and/or diamond. Examples of the compound semiconductor materials may include, but are not limited to, silicon carbide, gallium nitride, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide. Examples of the alloy semiconductor materials may include, but are not limited to, SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP. Thesubstrate 102 may include an epitaxial layer. For example, thesubstrate 102 may be an epitaxial layer overlying a bulk semiconductor. In addition, thesubstrate 102 may also be semiconductor on insulator (SOI). The SOI substrate may be fabricated by a wafer bonding process, a silicon film transfer process, a separation by implantation of oxygen (SIMOX) process, other applicable methods, or a combination thereof. Thesubstrate 102 may be an N-type substrate. Thesubstrate 102 may be a P-type substrate. - Next, first semiconductor material layers 104 and second semiconductor material layers 106 are alternating stacked over the
substrate 102 to form the semiconductor stack, as shown inFIG. 1A in accordance with some embodiments. The first semiconductor material layers 104 and the second semiconductor material layers 106 may include Si, Ge, SiGe, GaAs, InSb, GaP, GaSb, InAlAs, InGaAs, GaSbP, GaAsSb, or InP. The first semiconductor material layers 104 and second semiconductor material layers 106 may be made of different materials with different etching rates. In some embodiments, for example, the first semiconductor material layers 104 are made of SiGe and the second semiconductor material layers 106 are made of Si. - The first semiconductor material layers 104 and second semiconductor material layers 106 may be formed by low pressure chemical vapor deposition (LPCVD) process, epitaxial growth process, other applicable methods, or a combination thereof. The epitaxial growth process may include molecular beam epitaxy (MBE), metal organic chemical vapor deposition (MOCVD), or vapor phase epitaxy (VPE).
- It should be noted that, although there are five layers of the first semiconductor material layers 104 and four layers of the second semiconductor material layers 106 shown in
FIG. 1A , the number of the first semiconductor material layers 104 and second semiconductor material layers 106 are not limited herein, depending on the demand of performance and process. For example, the semiconductor structure may include two to five layers of the first semiconductor material layers 104 and two to five layers of the second semiconductor material layers 106. - Next, a
mask structure 108 is formed over the first semiconductor layers 104, as shown inFIG. 1A in accordance with some embodiments. Thefirst mask structure 108 is made of silicon nitride, silicon carbon nitride (SiCN), or applicable material. In some embodiments, the first hard mask layers 108 are formed by a deposition process, such as low-pressure CVD (LPCVD) process, plasma enhanced CVD (PECVD) process, or another deposition process. - After the first semiconductor material layers 104 and the second semiconductor material layers 106 are formed as the semiconductor material stack over the
substrate 102, the semiconductor material stack is patterned to formfin structures 110 using themask structure 108 as a mask layer, as shown inFIG. 1B in accordance with some embodiments. Thefin structures 110 may include base fin structures and the semiconductor material stacks, including the first semiconductor material layers 104 and the second semiconductor material layers 106, formed over the base fin structure. - The patterning process may including forming a
mask structure 108 over the first semiconductor material layers 104 and the second semiconductor material layers 106 and etching the semiconductor material stack and theunderlying substrate 102 through themask structure 108, as shown inFIG. 1B in accordance with some embodiments. Themask structure 108 may be a multilayer structure including a pad layer and a hard mask layer formed over the pad layer. The pad layer may be made of silicon oxide, which may be formed by thermal oxidation or CVD. The hard mask layer may be made of silicon nitride, which may be formed by CVD, such as LPCVD or plasma-enhanced CVD (PECVD). - The patterning process of forming the
fin structures 110 may include a photolithography process and an etching process. The photolithography process may include photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, developing the photoresist, rinsing and drying (e.g., hard baking). The etching process may include a dry etching process or a wet etching process. - After the
fin structures 110 are formed, aliner layer 114 is formed over thefin structures 110 and in the trenches between thefin structures 110, as shown inFIG. 1C in accordance with some embodiments. Theliner layer 114 may be conformally formed over thesubstrate 102, thefin structure 110, and themask structure 108 covering thefin structure 110. Theliner layer 114 may be used to protect thefin structure 110 from being damaged in the following processes (such as an anneal process or an etching process). Theliner layer 114 may be made of silicon nitride. Theliner layer 114 may be formed by using a thermal oxidation, a CVD process, an atomic layer deposition (ALD) process, a LPCVD process, a plasma enhanced CVD (PECVD) process, a HDPCVD process, a flowable CVD (FCVD) process, another applicable process, or a combination thereof. - Next, an
isolation structure material 116 is then filled into the trenches between thefin structures 110 and over theliner layer 114, as shown inFIG. 1C in accordance with some embodiments. Theisolation structure material 116 may be made of silicon oxide, silicon nitride, silicon oxynitride (SiON), fluoride-doped silicate glass (FSG), other low-k dielectric materials, or a combination thereof. Theisolation structure material 116 may be deposited by a deposition process, such as a chemical vapor deposition (CVD) process (e.g. a flowable CVD (FCVD) process), a spin-on-glass process, or another applicable process. - Next, the
isolation structure material 116 and theliner layer 114 are etched back using an etching process, and anisolation structure 116 is formed surrounding the base fin structure, as shown inFIG. 1C in accordance with some embodiments. The etching process may be used to remove the top portion of theliner layer 114 and the top portion of theisolation structure material 116. As a result, the first semiconductor material layers 104 and the second semiconductor material layers 106 may be exposed. Theisolation structure 116 may be a shallow trench isolation (STI) structure. Theisolation structure 116 may be configured to electrically isolate active regions such asfin structures 110 of thesemiconductor structure 10 a and prevent electrical interference and crosstalk. - Next, a
dummy gate structure 122 is formed over and across thefin structures 110, as shown inFIG. 1D in accordance with some embodiments. Thedummy gate structure 122 may be used to define the source/drain regions and the channel regions of the resultingsemiconductor structure 10 a. Thedummy gate structure 122 may include a dummygate dielectric layer 118 and a dummygate electrode layer 120. The dummygate dielectric layer 118 and the dummygate electrode layer 120 may be replaced by the following steps to form a real gate structure with a high-k dielectric layer and a metal gate electrode layer. - The dummy
gate dielectric layer 118 may include one or more dielectric materials, such as silicon oxide, silicon nitride, silicon oxynitride (SiON), HfO2, HfZrO, HfSiO, HfTiO, HfAlO, or a combination thereof. The dummygate dielectric layer 118 may be formed by an oxidation process (e.g., a dry oxidation process, or a wet oxidation process), a chemical vapor deposition process, other applicable processes, or a combination thereof. Alternatively, the dummygate dielectric layer 118 may include a high-k dielectric layer (e.g., the dielectric constant is greater than 3.9) such as hafnium oxide (HfO2). Alternatively, the high-k dielectric layer may include other high-k dielectrics, such as LaO, AlO, ZrO, TiO, Ta2O5, Y2O3, SrTiO3, BaTiO3, BaZrO, HfZrO, HfLaO, HfTaO, HfSiO, HfSiON, HfTiO, LaSiO, AlSiO, (Ba, Sr)TiO3, Al2O3, other applicable high-k dielectric materials, or a combination thereof. The high-k dielectric layer may be formed by a chemical vapor deposition process (e.g., a plasma enhanced chemical vapor deposition (PECVD) process, or a metalorganic chemical vapor deposition (MOCVD) process), an atomic layer deposition (ALD) process (e.g., a plasma enhanced atomic layer deposition (PEALD) process), a physical vapor deposition (PVD) process (e.g., a vacuum evaporation process, or a sputtering process), other applicable processes, or a combination thereof. - The dummy
gate electrode layer 120 may include polycrystalline-silicon (poly-Si), poly-crystalline silicon-germanium (poly-SiGe), other applicable materials, or a combination thereof. The dummygate electrode layer 120 may be formed by a chemical vapor deposition process (e.g., a low pressure chemical vapor deposition process, or a plasma enhanced chemical vapor deposition process), a physical vapor deposition process (e.g., a vacuum evaporation process, or a sputtering process), other applicable processes, or a combination thereof. - Hard mask layers 128 are formed over the
dummy gate structure 122, as shown inFIG. 1D in accordance with some embodiments. The hard mask layers 128 may include multiple layers, such as anoxide layer 124 and anitride layer 126. In some embodiments, theoxide layer 124 includes silicon oxide, and thenitride layer 126 includes silicon nitride. - The formation of the
dummy gate structure 122 may include conformally forming a dielectric material as the dummygate dielectric layer 118. Afterwards, a conductive material may be formed over the dielectric material as the dummy gate electrode layers 120, and the bi-layered hard mask layers 128, including theoxide layer 124 and thenitride layer 126, may be formed over the conductive material. Next, the dielectric material and the conductive material may be patterned and etched through the bi-layered hard mask layers 128 to form thedummy gate structure 122, as shown inFIG. 1D in accordance with some embodiments. The dummygate dielectric layer 118 and the dummygate electrode layer 120 may be etched by a dry etching process. After the etching process, the first semiconductor material layers 104 and the second semiconductor material layers 106 may be exposed on opposite sides of thedummy gate structure 122. - Next, a conformal dielectric layer is formed over the
substrate 102 and thedummy gate structure 122, and then an etching process is performed. A pair of spacer layers 132 is formed over opposite sidewalls of thedummy gate structure 122, and a source/drain opening is formed beside thedummy gate structure 122, as shown inFIG. 1E in accordance with some embodiments. - The spacer layers 132 may be multi-layer structures formed by different materials with different etching selectivity. The spacer layers 132 may be made of silicon oxide, silicon nitride, silicon oxynitride, and/or dielectric materials. The spacer layers 132 may be formed by a chemical vapor deposition (CVD) process, a spin-on-glass process, or another applicable process.
- After the spacer layers 132 are formed, the first semiconductor material layers 104 and the second semiconductor material layers 106 of the
fin structure 110 not covered by thedummy gate structure 122 and the spacer layers 132 are etched to form the trenches beside thedummy gate structure 122, as shown inFIG. 1E in accordance with some embodiments. - The
fin structures 110 may be recessed by performing a number of etching processes. That is, the first semiconductor material layers 104 and the second semiconductor material layers 106 of thefin structures 110 may be etched in different etching processes. The etching process may be a dry etching process or a wet etching process. Thefin structures 110 may be etched by a dry etching process. - Next, the first semiconductor material layers 104 are laterally etched from the source/drain opening to form recesses, as shown in
FIG. 1F in accordance with some embodiments. The outer portions of the first semiconductor material layers 104 may be removed, and the inner portions of the first semiconductor material layers 104 under thedummy gate structure 122 and the spacer layers 132 may remain. After the lateral etching process, the sidewalls of the etched first semiconductor material layers 104 may be not aligned with the sidewalls of the second semiconductor material layers 106. - The lateral etching of the first semiconductor material layers 104 may be a dry etching process, a wet etching process, or a combination thereof. In some embodiments, the first semiconductor material layers 104 are Ge or SiGe and the second semiconductor material layers 106 are Si, and the first semiconductor material layers 104 are selectively etched to form the recesses by using a wet etchant such as, but not limited to, ammonium hydroxide (NH4OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), or potassium hydroxide (KOH) solutions, or the like.
- Next, an
inner spacer 134 is formed in the recess, as shown inFIG. 1G in accordance with some embodiments. Theinner spacer 134 may provide a barrier between subsequently formed source/drain epitaxial structures and gate structure. Theinner spacer 134 may be made of dielectric material such as silicon oxide (SiO2), silicon nitride (SiN), silicon carbide (SiC), silicon oxynitride (SiON), silicon carbon nitride (SiCN), silicon oxide carbonitride (SiOCN), or a combination thereof. Theinner spacer 134 may be formed using a deposition process. The deposition process may include a CVD process (such as LPCVD, PECVD, SACVD, or FCVD), an ALD process, another applicable method, or a combination thereof. - Next, a source/
drain epitaxial structure 136 is formed in the source/drain opening, as shown inFIG. 1H in accordance with some embodiments. The source/drain epitaxial structure 136 may be formed over opposite sides of thedummy gate structure 122. Source/drain epitaxial structure 136 may refer to a source or a drain, individually or collectively dependent upon the context. - A strained material may be grown in the source/drain opening using an epitaxial (epi) process to form the source/
drain epitaxial structure 136. In addition, the lattice constant of the strained material may be different from the lattice constant of thesubstrate 102. The source/drain epitaxial structure 136 may include SiGeB, SiP, SiAs, SiGe, other applicable materials, or a combination thereof. The source/drain epitaxial structure 136 may be formed by an epitaxial growth step, such as metalorganic chemical vapor deposition (MOCVD), metalorganic vapor phase epitaxy (MOVPE), plasma-enhanced chemical vapor deposition (PECVD), remote plasma-enhanced chemical vapor deposition (RP-CVD), molecular beam epitaxy (MBE), hydride vapor phase epitaxy (HYPE), liquid phase epitaxy (LPE), chloride vapor phase epitaxy (Cl-VPE), or any other suitable method. - The source/
drain epitaxial structure 136 may be in-situ doped during the epitaxial growth process. For example, the source/drainepitaxial structures 136 may be the epitaxially grown SiGe doped with boron (B). For example, the source/drain epitaxial structure 136 may be the epitaxially grown Si doped with carbon to form silicon:carbon (Si:C) source/drain features, phosphorous to form silicon:phosphor (Si:P) source/drain features, or both carbon and phosphorous to form silicon carbon phosphor (SiCP) source/drain features. The source/drain epitaxial structure 136 may be doped in one or more implantation processes after the epitaxial growth process. - Next, a contact
etch stop layer 138 is formed over the source/drain epitaxial structure 136, as shown inFIG. 1I in accordance with some embodiments. More specifically, the contactetch stop layer 138 covers the sidewalls of the spacer layers 132 and the source/drainepitaxial structures 136 in accordance with some embodiments. - The contact
etch stop layer 138 may be made of a dielectric material such as silicon nitride, silicon oxide, silicon oxynitride (SiON), other applicable materials, or a combination thereof. The contactetch stop layer 138 may be formed by a chemical vapor deposition process (e.g., a plasma enhanced chemical vapor deposition (PECVD) process, or a metalorganic chemical vapor deposition (MOCVD) process), an atomic layer deposition (ALD) process (e.g., a plasma enhanced atomic layer deposition (PEALD) process), a physical vapor deposition (PVD) process (e.g., a vacuum evaporation process, or a sputtering process), other applicable processes, or a combination thereof. - After the contact
etch stop layer 138 is formed, an inter-layer dielectric (ILD)structure 140 is formed over the contactetch stop layer 138, as shown inFIG. 1I in accordance with some embodiments. TheILD structure 140 may include multilayers made of multiple dielectric materials, such as silicon oxide (SiOx, where x may be a positive integer), silicon oxycarbide (SiCOy, where y may be a positive integer), silicon oxycarbonitride (SiNCOz, where z may be a positive integer), silicon nitride, silicon oxynitride, phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), low-k dielectric material, or another applicable dielectric material. Examples of low-k dielectric materials include, but are not limited to, fluorinated silica glass (FSG), carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), or polyimide. TheILD structure 140 may be formed by chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), spin-on coating, or another applicable process. - Afterwards, a planarizing process or an etch-back process is performed on the
ILD structure 140 until the top surface of thedummy gate structure 122 is exposed, as shown inFIG. 1I in accordance with some embodiments. After the planarizing process, the top surface of thedummy gate structure 122 may be substantially level with the top surfaces of the spacer layers 132 and theILD structure 140. The planarizing process may include a grinding process, a chemical mechanical polishing (CMP) process, an etching process, other applicable processes, or a combination thereof. - Next, the
dummy gate structure 122 is removed, as shown inFIG. 1J in accordance with some embodiments. Therefore, atrench 142 is formed between the spacer layers 132 over thefin structure 110 and the first semiconductor material layers 104 are exposed from thetrench 142. - The
dummy gate structure 122 may be removed by a dry etching process or a wet etching process. The removal process may include one or more etching processes. For example, when the dummy gate electrode layers 120 are polysilicon, a wet etchant such as a tetramethylammonium hydroxide (TMAH) solution may be used to selectively remove the dummy gate electrode layers 120. Afterwards, the dummygate dielectric layer 118 may be removed using a plasma dry etching, a dry chemical etching, and/or a wet etching. - Next, the first semiconductor material layers 104 are removed and
gaps 144 are formed between the first semiconductor material layers 104, as shown inFIG. 1K in accordance with some embodiments. More specifically, the second semiconductor material layers 106 exposed by thegaps 144form nanostructures 106, and thenanostructures 106 are configured to function as channel regions in the resultingsemiconductor devices 10 a in accordance with some embodiments. - The first semiconductor material layers 104 may be removed by performing one or more etching processes. The etching process may include a selective wet etching process, such as APM (e.g., ammonia hydroxide-hydrogen peroxide-water mixture) etching process. The wet etching process uses etchants such as ammonium hydroxide (NH4OH), TMAH, ethylenediamine pyrocatechol (EDP), and/or potassium hydroxide (KOH) solutions.
- Next, a
gate structures 150 are formed surrounding thenanostructures 106 and over thenanostructures 106.Gate structures 150 are formed surrounding thenanostructures 106 to form gate-all-around (GAA) transistor structures, as shown inFIG. 1L in accordance with some embodiments. Therefore, the gate control ability may be enhanced. - In some embodiments as shown in
FIG. 1L , thegate structures 150 are multi-layered structures. Each of thegate structures 150 may include an interfacial layer, agate dielectric layer 152, awork function layer 154, and a gate electrode layer, as shown inFIG. 1L in accordance with some embodiments. For the purpose of brevity, only thegate dielectric layer 152 and thework function layer 154 are shown inFIG. 1L . - The interfacial layer may be formed around the
nanostructures 106 and on the exposed portions of the base fin structures. The interfacial layer may be made of silicon oxide, and the interfacial layer may be formed by thermal oxidation. - The
gate dielectric layer 152 is formed over the interfacial layer, so that thenanostructures 106 are surrounded (e.g. wrapped) by thegate dielectric layer 152. In addition, thegate dielectric layer 152 also covers the sidewalls of the spacer layers 132 and theinner spacers 134 in accordance with some embodiments. Thegate dielectric layer 152 may be made of one or more layers of dielectric materials, such as HfO2, HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, zirconium oxide, aluminum oxide, titanium oxide, hafnium dioxide-alumina (HfO2—Al2O3) alloy, other applicable high-k dielectric materials, or a combination thereof. Thegate dielectric layer 152 may be formed using CVD, ALD, other applicable methods, or a combination thereof. - The
work function layer 154 may be conformally formed surrounding thenanostructures 106. Thework function layer 154 may be also formed over thenanostructures 106. Thework function layer 154 may be multi-layer structures. - The
work function layer 154 may be made of metal materials. The metal materials of thework function layer 154 may include N-work-function metal. The N-work-function metal may include tungsten (W), copper (Cu), titanium (Ti), silver (Ag), aluminum (Al), titanium aluminum alloy (TiAl), titanium aluminum nitride (TiAlN), tantalum carbide (TaC), tantalum carbon nitride (TaCN), tantalum silicon nitride (TaSiN), manganese (Mn), zirconium (Zr), or a combination thereof. Thework function layer 154 may include P-work-function metal. The P-work-function metal may include titanium nitride (TiN), tungsten nitride (WN), tantalum nitride (TaN), ruthenium (Ru) or a combination thereof. Thework function layer 154 may be formed by using CVD, ALD, other applicable methods, or a combination thereof. - The gate electrode layer may be formed over the
work function layer 154. The gate electrode layer may be made of one or more layers of conductive material, such as aluminum, copper, titanium, tantalum, tungsten, cobalt, molybdenum, tantalum nitride, nickel silicide, cobalt silicide, TiN, WN, TiAl, TiAlN, TaCN, TaC, TaSiN, metal alloys, another suitable material, or a combination thereof. The gate electrode layer may be formed using CVD, ALD, electroplating, another applicable method, or a combination thereof. After the gate electrode layer is formed, a planarization process such as CMP or an etch-back process may be performed. - After the
gate structure 150 is formed, thegate structure 150 may be patterned by ahard mask layer 156 andtrenches 158 are formed through thegate structure 150 between adjacent source/drainepitaxial structures 136, as shown inFIGS. 1M and 1M-1 in accordance with some embodiments. Thegate structure 150 may be cut by thetrenches 158. Thesubstrate 102 and the sidewalls of the source/drainepitaxial structures 136 may be exposed in thetrenches 158. Thehard mask layer 156 may be made of silicon nitride, silicon carbon nitride (SiCN), or applicable material. Thehard mask layer 156 may be formed by a deposition process, such as low-pressure CVD (LPCVD) process, plasma enhanced CVD (PECVD) process, or another deposition process. - Next, the
hard mask layer 156 may be removed, and thetrenches 158 may be filled with anisolation material 160, as shown inFIGS. 1N and 1N-1 in accordance with some embodiments. Theisolation material 160 may include SiC, LaO, AlO, AlON, ZrO, HfO, SiN, ZnO, ZrN, ZrAlO, TiO, TaO, YO, TaCN, SiOCN, SiOC, SiCN, LaO, SiO, other applicable materials, or a combination thereof. Theisolation material 160 may be deposited into thetrenches 158 by CVD (such as HDP-CVD, PECVD, or HARP), ALD, another suitable method, or a combination thereof. - The
isolation material 160 may be conformally formed in thetrenches 158. Therefore, the top surface of theisolation material 160 may have a recess over thetrenches 158. - Next, the
ILD structure 140 may be patterned andtrenches 162 are formed through theisolation material 160 and theILD structure 140 between adjacent source/drainepitaxial structures 136, as shown inFIGS. 1O and 1O-1 in accordance with some embodiments. Thesubstrate 102, theILD structure 140, and the sidewalls of the source/drainepitaxial structures 136 may be exposed in thetrenches 162. - Next, a
first liner layer 170 is conformally formed in thetrench 162 and over theisolation material 160, as shown inFIGS. 1P and 1P-1 in accordance with some embodiments. In some embodiments, thefirst liner layer 170 is formed over sidewalls of the source/drainepitaxial structures 136. Thefirst liner layer 170 may prevent theunderlying substrate 102 from being consumed in the following etching process. Thefirst liner layer 170 may be made of SiC, LaO, AlO, AlON, ZrO, HfO, SiN, ZnO, ZrN, ZrAlO, TiO, TaO, YO, TaCN, SiOCN, SiOC, SiCN, LaO, SiO, other applicable materials, or a combination thereof. In some embodiments, thefirst liner layer 170 is made of SiN or SiCN. Thefirst liner layer 170 may be deposited by CVD (such as HDP-CVD, PECVD, or HARP), ALD, another suitable method, or a combination thereof. - In some embodiments, the
first liner layer 170 has athickness 170T in a range of about 1 nm to about 10 nm. If thefirst liner layer 170 is too thick, the area of subsequently forming power via structure may be too small, and the resistance may be increased. If thefirst liner layer 170 is too thin, it may be difficult to form thefirst liner layer 170, and thefirst liner layer 170 may be broken. - Next, a
dummy material layer 172 is conformally formed in thetrench 162 and over thefirst liner layer 170, as shown inFIGS. 1Q and 1Q-1 in accordance with some embodiments. Thedummy material layer 172 may be made of Si, SiGe, SiB, other applicable materials, or a combination thereof. Thedummy material layer 172 may be deposited by CVD (such as HDP-CVD, PECVD, or HARP), ALD, another suitable method, or a combination thereof. - Afterwards, the top portion of the
dummy material layer 172 is removed in an etching process, and thedummy material layer 172 remains over the lower sidewalls of thetrench 162, as shown inFIGS. 1R and 1R-1 in accordance with some embodiments. After the etching process, thefirst liner layer 170 over theisolation material 160 and the top surface of thesubstrate 102 may be exposed. Thefirst liner layer 170 over the upper sidewalls of thetrench 162 may also be exposed. After the etching process, the bottom portion of thetrench 162 is narrower than the top portion of thetrench 162. The etching process may include an anisotropic etching process such as a dry etching process. - Next, a
second liner layer 174 is conformally formed in thetrench 162 and over thefirst liner layer 170 and thedummy material layer 172, as shown inFIGS. 1S and 1S-1 in accordance with some embodiments. Thesecond liner layer 174 may be a blocking layer for subsequently formed power via structure. Thesecond liner layer 174 may be made of SiC, LaO, AlO, AlON, ZrO, HfO, SiN, ZnO, ZrN, ZrAlO, TiO, TaO, YO, TaCN, SiOCN, SiOC, SiCN, LaO, SiO, other applicable materials, or a combination thereof. In some embodiments, thesecond liner layer 174 is made of SiN or SiCN. Thesecond liner layer 174 may be deposited by CVD (such as HDP-CVD, PECVD, or HARP), ALD, another suitable method, or a combination thereof. - Next, a power via
structure 175 is formed in thetrench 162, as shown inFIGS. 1T and 1T-1 in accordance with some embodiments. In some embodiments, thesecond liner layer 174 is formed over sidewalls and the bottom surface of the power viastructure 175. The power viastructure 175 may be made of W, Ru, Co, Cu, Mo, other applicable conductive materials, or a combination thereof. In some embodiments, the power viastructure 175 is made of W or Co. The power viastructure 175 may be formed by a chemical vapor deposition process (CVD), a physical vapor deposition process (PVD), (e.g., evaporation or sputter), an atomic layer deposition process (ALD), a plasma enhanced CVD (PECVD), a plasma enhanced physical vapor deposition (PEPVD), an electroplating process, another suitable process, or a combination thereof to deposit the conductive materials of the power viastructure 175, and then a planarization process such as a chemical mechanical polishing (CMP) process or an etch back process is optionally performed to remove excess conductive materials. After the planarization process, the top surface of the power viastructure 175 may be level with the top surfaces of theILD structure 140. - Next, a
protection layer 176 is blanketly formed over thegate structure 150, theisolation material 160, and the power viastructure 175, as shown inFIGS. 1U and 1U-1 in accordance with some embodiments. Theprotection layer 176 may be made of SiN, SiCN, other applicable materials, or a combination thereof. Theprotection layer 176 may be deposited by CVD (such as HDP-CVD, PECVD, or HARP), ALD, another suitable method, or a combination thereof. - After the
protection layer 176 is formed, anILD structure 178 is formed over theprotection layer 176, as shown inFIGS. 1U and 1U-1 in accordance with some embodiments. The processes and materials for forming theILD structure 178 may be the same as, or similar to, those used to form theILD structure 140. For the purpose of brevity, the descriptions of these processes are not repeated herein. - Next, a source/drain opening may be formed through the
ILD structures protection layer 176, and theisolation material 160 to expose the source/drain epitaxial structure 136 by performing an etching process. A silicide layer may be formed over the source/drain epitaxial structure 136 before the source/drain contact structure is formed. The silicide layer may reduce the contact resistance between the source/drain epitaxial structure 136 and the subsequently formed source/drain contact structure over the source/drain epitaxial structure 136. The silicide layer may be made of titanium silicide (TiSi2), nickel silicide (NiSi), cobalt silicide (CoSi), or other suitable low-resistance materials. - The silicide layer may be formed over the source/
drain epitaxial structure 136 by forming a metal layer over the source/drain epitaxial structure 136 first. The metal layer may react with the source/drain epitaxial structure 136 in an annealing process and a silicide layer may be produced. Afterwards, the unreacted metal layer may be removed in an etching process and the silicide layer may be left. - Afterwards, a source/
drain contact structure 180 is formed into the source/drain opening over the source/drain epitaxial structure 136, as shown inFIGS. 1U and 1U-1 in accordance with some embodiments. In some embodiments, the source/drain contact structure 180 is at the front side of the power viastructure 175. The source/drain contact structure 180 may be made of W, Ru, Co, Cu, Mo, TaN, TiN, other applicable conductive materials, or a combination thereof. In some embodiments, the source/drain contact structure 180 has aheight 180H in a range of about 20 nm to about 60 nm. - The source/
drain contact structure 180 may be formed by a chemical vapor deposition process (CVD), a physical vapor deposition process (PVD), (e.g., evaporation or sputter), an atomic layer deposition process (ALD), a plasma enhanced CVD (PECVD), a plasma enhanced physical vapor deposition (PEPVD), an electroplating process, another suitable process, or a combination thereof to deposit the conductive materials of the source/drain contact structure 180, and then a planarization process such as a chemical mechanical polishing (CMP) process or an etch back process is optionally performed to remove excess conductive materials. After the planarization process, the top surface of the source/drain contact structure 180 may be level with the top surfaces of theILD structure 178. - In some embodiments, the top surface of the power via
structure 175 near the source/drain contact structure 180 is wider than the bottom surface of the power viastructure 175 near a subsequently formed metal layer at the back-side of thesubstrate 102. In some embodiments, the power viastructure 175 has awidth 175W in a range of about 10 nm to about 30 nm. If the power viastructure 175 is too wide, the power viastructure 175 may be too close to the source/drainepitaxial structures 136 and the isolation may not be enough. If the power viastructure 175 is too narrow, it may be difficult to fill thetrench 162 with the power viamaterial 174. The area of the power viastructure 175 may also be too small, and the resistance may be increased. - Next,
dielectric layers 182 may be formed over theILD structure 178, and a viastructure 184 andmetal lines 186 are formed through thedielectric layers 182 over the source/drain contact structure 180, as shown inFIGS. 1V and 1V-1 in accordance with some embodiments. Thedielectric layers 182 may be a multi-layer structure. The viastructure 184 may be formed through lowerdielectric layers 182 over the source/drain contact structure 180, and themetal line 186 may be formed through upperdielectric layers 182 over the viastructure 184. In some embodiments, the source/drain contact structure 180 is electrically connected to themetal line 186. - Next, the
substrate 102 is flipped over, and the bottom surface of thesubstrate 102 faces upwards, as shown inFIGS. 1W and 1W-1 in accordance with some embodiments. - Next, the
substrate 102 is thinned down to expose the bottom surfaces of the power viastructure 175 and theisolation material 160, as shown inFIGS. 1X and 1X-1 in accordance with some embodiments. Thesubstrate 102 may be thinned down by a grinding process, a chemical mechanical polishing (CMP) process, an etching process, other applicable processes, or a combination thereof. - Next, the
dummy material layer 172 is removed by an etching process, and a gap is formed between thefirst liner layer 170 and thesecond liner layer 174, as shown inFIGS. 1Y and 1Y-1 in accordance with some embodiments. The etching process may use chemical base such as He, H2, HBr, or O2. The etching process may be performed at a pressure in a range of about 0.1 Torr to about 10 Torr. The etching process may be performed at a temperature in a range of about 10° C. to about 100° C. If the etching pressure and temperature are too great, the etching rate may be too slow, and the throughput may be worse. If the etching pressure and temperature are too less, the etching selectivity between dummy material and other material may be worse. - Next, a
sealing layer 190 is formed over theopening 188, and anair spacer 192 is formed in between thefirst liner layer 170 and thesecond liner layer 174, as shown inFIGS. 1Z and 1Z-1 in accordance with some embodiments.FIG. 1Z-2 is an enlarged cross-sectional representation of asemiconductor device structure 10 a, in accordance with some embodiments of the disclosure. - In some embodiments, the
air spacer 192 is formed under thesealing layer 190. In some embodiments, theair spacer 192 is formed between the power viastructure 175 and the source/drain epitaxial structure 136. Theair spacer 192 may reduce the parasitic capacitance between the power viastructure 175 and thegate structure 150. - The
sealing layer 190 may be made of SiC, LaO, AlO, AlON, ZrO, HfO, SiN, ZnO, ZrN, ZrAlO, TiO, TaO, YO, TaCN, SiOCN, SiOC, SiCN, LaO, SiO, other applicable materials, or a combination thereof. In some embodiments, thesealing layer 190 is made of SiN or SiOC. Thesealing layer 190 may be deposited by CVD (such as HDP-CVD, PECVD, or HARP), ALD, another suitable method, or a combination thereof. - In some embodiments, the
sealing layer 190 covers the sidewalls of thefirst liner layer 170 and thesecond liner layer 174. In some embodiments, thefirst liner layer 170 is in contact with thesecond liner layer 174. In some embodiments, thefirst liner layer 170 is in direct contact with thesecond liner layer 174 at the end near the front side. In some embodiments, thefirst liner layer 170 is separated from thesecond liner layer 174 by thesealing layer 190 at the end near the backside. In some embodiments, thesealing layer 190 deposited between thefirst liner layer 170 and thesecond liner layer 174 near the metal layer that is subsequently formed at the back side of thesubstrate 102. In some embodiments, theair spacer 192 is surrounded by thesealing layer 190. - In some embodiments, the
sealing layer 190 over the sidewalls of the power viastructure 175 has athickness 190S in a range of about 0.5 nm to about 3 nm. If thesealing layer 190 is too thick, theair spacer 192 may be too small, and the capacitance reduction may be not enough. - In some embodiments, the
air spacer 192 has awidth 192W in a range of about 1 nm to about 10 nm. If thewidth 192W of theair spacer 192 is too great, the area of the power viastructure 175 may be too small, and the resistance may be increased. In some embodiments, theair spacer 192 has alength 192L in a range of about 30 nm to about 100 nm. If theair spacer 192 is too short, the capacitance reduction may be not enough. - In some embodiments, the
second liner layer 174 has athickness 174T in a range of about 1 nm to about 10 nm. If thesecond liner layer 174 is too thick, the area of the power viastructure 175 may be too small, and the resistance may be increased. If thesecond liner layer 174 is too thin, thesecond liner layer 174 may not be formed, and metal material of the power viastructure 175 may be exposed in theair spacer 192. - In some embodiments, the power via
structure 175 has anangle 175A in a range of about 90 degree to about 100 degree. If theangle 175A of the power viastructure 175 is too great, the isolation may be worse. If theangle 175A of the power viastructure 175 is too less, it may be difficult to fill the power via material into thetrench 162. - Next, planarization process such as CMP or an etch-back process may be performed, and the surfaces of the power via
structure 175 and theisolation material 160 are exposed, as shown inFIGS. 1ZA and 1ZA-1 in accordance with some embodiments. - In some embodiments, the
sealing layer 190 over theair spacer 192 at the front side has a depth 190DF, and thesealing layer 190 over theair spacer 192 at the backside has a depth 190DB. In some embodiments, the depth 190DF of thesealing layer 190 is in a range of about 1 nm to about 10 nm. In some embodiments, the depth 190DB of thesealing layer 190 is in a range of about 1 nm to about 10 nm. If the depth 190DF or 190DB of thesealing layer 190 are too great, theair spacer 192 may be too small and the capacitance reduction may be not enough. If the depth 190DF or 190DB of thesealing layer 190 are too less, the subsequently formed metal layer may be formed in theair spacer 192. - In some embodiments, the power via
structure 175 has aheight 175H in a range of about 50 nm to about 150 nm. If the power viastructure 175 is too high, it may be difficult to fill thetrench 162 with the power via structure material. - Next, a
hard mask layer 194 is deposited under the power viastructure 175, and anopening 196 is formed to expose the power viastructure 175, as shown inFIGS. 1ZB and 1ZB-1 in accordance with some embodiments. Thehard mask layer 194 may be made of SiC, LaO, AlO, AlON, ZrO, HfO, SiN, ZnO, ZrN, ZrAlO, TiO, TaO, YO, TaCN, SiOCN, SiOC, SiCN, LaO, SiO, other applicable materials, or a combination thereof. Theopening 196 may be formed by a patterning process including a photolithography process and an etching process. - Next, a
barrier layer 198 may be conformally formed over thehard mask layer 194 and in theopening 196, as shown inFIGS. 1ZC and 1ZC-1 in accordance with some embodiments. Thebarrier layer 198 may be formed before filling theopening 196 with the conductive material to prevent the conductive material from diffusing out. Thebarrier layer 198 may also serve as an adhesive or glue layer. The material of thebarrier layer 198 may be TaN, TiN, W, Ru, Co, other applicable materials, or a combination thereof. Thebarrier layer 198 may be formed by depositing the barrier layer materials by a physical vapor deposition process (PVD) (e.g., evaporation or sputtering), an atomic layer deposition process (ALD), an electroplating process, other applicable processes, or a combination thereof. - Afterwards, a
metal layer 200 is conformally formed over thebarrier layer 198 and into theopening 196, as shown inFIGS. 1ZC and 1ZC-1 in accordance with some embodiments. In some embodiments, themetal layer 200 is formed at the back side of the power viastructure 175. Themetal layer 200 may be made of W, Ru, Co, Cu, Mo, TaN, TiN, other applicable conductive materials, or a combination thereof. - The
metal layer 200 may be formed by a chemical vapor deposition process (CVD), a physical vapor deposition process (PVD), (e.g., evaporation or sputter), an atomic layer deposition process (ALD), a plasma enhanced CVD (PECVD), a plasma enhanced physical vapor deposition (PEPVD), an electroplating process, another suitable process, or a combination thereof to deposit the conductive materials of themetal layer 200. - Later, a planarization process such as a chemical mechanical polishing (CMP) process or an etch back process is optionally performed to remove excess conductive materials, as shown in
FIGS. 1ZD and 1ZD-1 in accordance with some embodiments. After the planarization process, the surface of thehard mask layer 194 is exposed. - In some embodiments, the
hard mask layer 194 has aheight 194H in a range of about 3 nm to about 50 nm. In some embodiments, thebarrier layer 198 has athickness 198T in a range of about 3 nm to about 10 nm. In some embodiments, themetal layer 200 has aheight 200H in a range of about 3 nm to about 50 nm. - By forming an
air spacer 192 at the sidewalls of the power viastructure 175 to provide power from the back side, the metal routing flexibility may be improved, and the parasitic capacitance between the gate structure 168 and the power viastructure 175 may be reduced. - Many variations and/or modifications may be made to the embodiments of the disclosure.
FIGS. 2A-2B are perspective representations of various stages of forming asemiconductor device structure 10 b, in accordance with some embodiments of the disclosure. Some processes or devices are the same as, or similar to, those described in the embodiments above, and therefore the descriptions of these processes and devices are not repeated herein. The difference from the embodiments described above is that, as shown inFIG. 2A in accordance with some embodiments, thesealing layer 190 only forms at the top portion of theopening 188. - By increasing the deposition rate of the
sealing layer 190, thesealing layer 190 may only forms at the top portion of theopening 188, and the lower sidewalls of thefirst liner layer 170 and thesecond liner layer 174 are exposed in theair spacer 192, as shown inFIGS. 2A, 2A-1 and 2A-2 in accordance with some embodiments. Since theair spacer 192 is enlarged, the parasitic capacitance is further reduced. - Afterwards, the
hard mask layer 194 and themetal layer 200 is formed under the power viastructure 175, as shown inFIGS. 2B and 2B-1 in accordance with some embodiments. The processes and materials for forming thehard mask layer 194 and themetal layer 200 may be the same as, or similar to, those used to form thehard mask layer 194 and themetal layer 200 in the previous embodiments. For the purpose of brevity, the descriptions of these processes are not repeated herein. - By forming an
air spacer 192 at the sidewalls of the power viastructure 175 to provide power from the back side, the metal routing flexibility may be improved, and the parasitic capacitance between the gate structure 168 and the power viastructure 175 may be reduced. Theair spacer 192 may be enlarged by speeding up the sealing process, and the parasitic capacitance may be further reduced. - Many variations and/or modifications may be made to the embodiments of the disclosure.
FIGS. 3A-3B are perspective representations of various stages of forming asemiconductor device structure 10 c, in accordance with some embodiments of the disclosure. Some processes or devices are the same as, or similar to, those described in the embodiments above, and therefore the descriptions of these processes and devices are not repeated herein. The difference from the embodiments described above is that, as shown inFIG. 3A in accordance with some embodiments, aglue layer 202 is formed at the sidewalls of the power viastructure 175. - After depositing the
second liner layer 174, theglue layer 202 is deposited in thetrench 162 over thesecond liner layer 174, and the power viastructure 175 is formed in thetrench 162, as shown inFIGS. 3A and 3A-1 in accordance with some embodiments. Theglue layer 202 may be made of TaN, TiN, other applicable materials, or a combination thereof. Theglue layer 202 may be formed by depositing the barrier layer materials by a physical vapor deposition process (PVD) (e.g., evaporation or sputtering), an atomic layer deposition process (ALD), an electroplating process, other applicable processes, or a combination thereof. - Afterwards, the
hard mask layer 194 with themetal layer 200 is formed under the power viastructure 175, as shown inFIGS. 3B and 3B-1 in accordance with some embodiments. The processes and materials for forming thehard mask layer 194 and themetal layer 200 may be the same as, or similar to, those used to form thehard mask layer 194 and themetal layer 200 in the previous embodiments. For the purpose of brevity, the descriptions of these processes are not repeated herein. - By forming an
air spacer 192 at the sidewalls of the power viastructure 175 to provide power from the back side, the metal routing flexibility may be improved, and the parasitic capacitance between the gate structure 168 and the power viastructure 175 may be reduced. Theglue layer 202 may be formed at the sidewalls of the power viastructure 175. - Many variations and/or modifications may be made to the embodiments of the disclosure.
FIGS. 4A-4N are perspective representations of various stages of forming asemiconductor device structure 10 d, in accordance with some embodiments of the disclosure. Some processes or devices are the same as, or similar to, those described in the embodiments above, and therefore the descriptions of these processes and devices are not repeated herein. The difference from the embodiments described above is that, as shown inFIGS. 4A-4D in accordance with some embodiments, the source/drain contact structure 180 are formed before forming the power viastructure 175. - In some embodiments as shown in
FIG. 4A , thetrench 162 is formed by thehard mask layer 156. Later, afirst liner layer 170 is formed in thetrench 162, and adielectric layer 210 is formed in thetrench 162, as shown inFIG. 4B in accordance with some embodiments. Thedielectric layer 210 may include multilayers made of multiple dielectric materials, such as silicon oxide (SiOx, where x may be a positive integer), silicon oxycarbide (SiCOy, where y may be a positive integer), silicon oxycarbonitride (SiNCOz, where z may be a positive integer), silicon nitride, silicon oxynitride, phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), low-k dielectric material, or other applicable dielectric materials. Examples of low-k dielectric materials include, but are not limited to, fluorinated silica glass (FSG), carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), or polyimide. Thedielectric layer 210 may be formed by chemical vapor deposition (CVD), physical vapor deposition, (PVD), atomic layer deposition (ALD), spin-on coating, or other applicable processes. - Next, the
dielectric layer 210 is patterned by amask structure 212, and source/drain contact structure 180 is formed, as shown inFIGS. 4C and 4D in accordance with some embodiments. Themask structure 212 may be a multi-layer structure. Themask structure 212 may be made of silicon oxide, silicon nitride, other applicable materials, or a combination thereof. Themask structure 212 may be formed by chemical vapor deposition (CVD), physical vapor deposition, (PVD), atomic layer deposition (ALD), spin-on coating, or other applicable processes. It should be noted that, the number of layers of themask structure 212 shown inFIG. 4C is merely an example, and the embodiments are not limited thereto. - Later, the
substrate 102 is flipped over and thinned down to expose thedielectric layer 210, as shown inFIG. 4E in accordance with some embodiments. - Next, the
dielectric layer 210 is patterned by amask layer 171, and thetrench 162 is formed, thefirst liner layer 170 remains over sidewalls of thetrench 162, as shown inFIG. 4F in accordance with some embodiments. Themask layer 171 may be made of silicon nitride, silicon oxide, other applicable materials, or a combination thereof. Themask layer 171 may be formed by chemical vapor deposition (CVD), physical vapor deposition, (PVD), atomic layer deposition (ALD), spin-on coating, or other applicable processes. - Afterwards, the
dummy material layer 172 is conformally formed in thetrench 162, as shown inFIG. 4G in accordance with some embodiments. Later, thedummy material layer 172 formed over the bottom surface of thetrench 162 is removed, and thedummy material layer 172 remains over sidewalls of thetrench 162, as shown inFIG. 4H in accordance with some embodiments. - Later, a
second liner layer 174 is conformally formed in thetrench 162, as shown inFIG. 4I in accordance with some embodiments. The processes and materials for forming thefirst liner layer 170, thedummy material layer 172, and thesecond liner layer 174 may be the same as, or similar to, those used to form thefirst liner layer 170, thedummy material layer 172, and thesecond liner layer 174 in the previous embodiments. For the purpose of brevity, the descriptions of these processes are not repeated herein. - Later, the
second liner layer 174 formed over the bottom surface of thetrench 162 is removed, and the source/drain contact structure 180 is exposed, as shown inFIG. 4J in accordance with some embodiments. The etching process may use chemical base such as NH3, HF, CH3F, or Cl. The etching process may be performed at a pressure in a range of about 0.1 Torr to about 10 Torr. The etching process may be performed at a temperature in a range of about 10° C. to about 100° C. - Next, the power via
structure 175 is formed in thetrench 162, and the power viastructure 175 is in contact with the source/drain contact structure 180, as shown inFIG. 4K in accordance with some embodiments. A planarization process such as a chemical mechanical polishing (CMP) process may be performed to remove excess conductive materials and themask layer 171. After the planarization process, the top surface of the power viastructure 175 may be level with the top surfaces of thefirst liner layer 170. - Later, the
dummy material layer 172 is removed, and theopening 188 is formed between thefirst liner layer 170 and thesecond liner layer 174, as shown inFIG. 4L in accordance with some embodiments. - Next, a
sealing layer 190 is formed over theopening 188, and theair spacer 192 is formed in between thefirst liner layer 170 and thesecond liner layer 174, as shown inFIG. 4M in accordance with some embodiments. - Next, the hard mask layers 194 are formed over the power via
structure 175, and themetal layer 200 is formed in the hard mask layers 194 and is in contact with the power viastructure 175, as shown inFIG. 4N in accordance with some embodiments. - The processes and materials for forming the
sealing layer 190, the hard mask layers 194, and themetal layer 200 may be the same as, or similar to, those used to form thesealing layer 190, thehard mask layer 194, and themetal layer 200 in the previous embodiments. For the purpose of brevity, the descriptions of these processes are not repeated herein. - In some embodiments, the source/
drain contact structure 180 partially lands over the power viastructure 175 a. The power viastructure 175 may partially overlap the source/drain contact structure 180. In some embodiments, the source/drain contact structure 180 fully lands over the power viastructure 175 b. In some embodiments, the source/drain contact structure 180 fully overlaps with the power viastructure 175 b. - By forming an
air spacer 192 at the sidewalls of the power viastructure 175 to provide power from the back side, the metal routing flexibility may be improved, and the parasitic capacitance between the gate structure 168 and the power viastructure 175 may be reduced. The power viastructure 175 may be formed after thesubstrate 102 has been flipped. - Many variations and/or modifications may be made to the embodiments of the disclosure.
FIGS. 5A-5I are perspective representations of various stages of forming asemiconductor device structure 10 e, in accordance with some embodiments of the disclosure. Some processes or devices are the same as, or similar to, those described in the embodiments above, and therefore the descriptions of these processes and devices are not repeated herein. The difference from the embodiments described above is that, as shown inFIGS. 5A-5C in accordance with some embodiments, a dummy power viastructure 177 is formed in thetrench 162. - The dummy power via
structure 172 may be made of dielectric material such as oxides, nitrides, other applicable materials, or a combination thereof. The dummy power viastructure 172 may be formed by chemical vapor deposition (CVD), physical vapor deposition, (PVD), atomic layer deposition (ALD), spin-on coating, or other applicable processes. - Afterwards, the source/
drain contact structure 180, the viastructure 184, and themetal lines 186 and are formed, as shown inFIG. 5B in accordance with some embodiments. Next, thesubstrate 102 is flipped and thinned down, and the dummy power viastructure 177 is removed, as shown inFIGS. 5C and 5D in accordance with some embodiments. The power viastructure 175 is then formed in thetrench 162, as shown inFIG. 5E in accordance with some embodiments. - Afterwards, the
dummy material layer 172 is removed, and theair spacer 192 is formed by sealing theopening 188 with thesealing layer 190, as shown inFIG. 5F-5H in accordance with some embodiments. The processes and materials for forming the power viastructure 175 and thesealing layer 190 may be the same as, or similar to, those used to form the power viastructure 175 and thesealing layer 190 in the previous embodiments. For the purpose of brevity, the descriptions of these processes are not repeated herein. - Afterwards, the
hard mask layer 194 with ametal layer 200 is formed under the power viastructure 175, as shown inFIG. 5I in accordance with some embodiments. The processes and materials for forming thehard mask layer 194 and themetal layer 200 may be the same as, or similar to, those used to form thehard mask layer 194 and themetal layer 200 in the previous embodiments. For the purpose of brevity, the descriptions of these processes are not repeated herein. - By forming an
air spacer 192 at the sidewalls of the power viastructure 175 to provide power from the back side, the metal routing flexibility may be improved, and the parasitic capacitance between the gate structure 168 and the power viastructure 175 may be reduced. The power viastructure 175 may be formed by forming a dummy power viastructure 175 first, and the dummy power viastructure 175 is replaced after thesubstrate 102 has been flipped. - As described previously, an
air spacer 192 may be formed between thegate structure 150 and the power viastructure 175. The power viastructure 175 may increase metal routing flexibility, and theair spacer 192 may reduce the parasitic capacitance, and the device performance may be enhanced. In some embodiments as shown inFIG. 2A , theair spacer 192 is enlarged by increasing the deposition rate of thesealing layer 190. In some embodiments as shown inFIG. 3A , aglue layer 202 is formed at the sidewalls of the power viastructure 175. In some embodiments as shown inFIG. 4K , the power viastructure 175 is formed from the back side. In some embodiments as shown inFIG. 5A , the power viastructure 175 is formed by forming a dummy power viastructure 177 first and replacing the dummy power viastructure 177 from the back side. - Embodiments of a semiconductor device structure and a method for forming the same are provided. By forming air spacers between the power via structure and the gate structure, the parasitic capacitance may be reduced while the metal routing flexibility increased. The device performance may be enhanced.
- In some embodiments, a method for forming a semiconductor device structure is provided. The method for forming a semiconductor device structure includes forming nanostructures over a substrate. The method for forming a semiconductor device structure also includes forming a gate structure surrounding the nanostructures. The method for forming a semiconductor device structure also includes forming source/drain structures over opposite sides of the gate structure. The method for forming a semiconductor device structure also includes forming a trench beside the source/drain structures. The method for forming a semiconductor device structure also includes depositing a first liner layer in the trench. The method for forming a semiconductor device structure also includes depositing a dummy material layer over the first liner layer. The method for forming a semiconductor device structure also includes etching the dummy material layer. The method for forming a semiconductor device structure also includes depositing a second liner layer over the dummy material layer. The method for forming a semiconductor device structure also includes forming a power via structure in the trench. The method for forming a semiconductor device structure also includes removing the dummy material layer to form an opening between the first liner layer and the second liner layer. The method for forming a semiconductor device structure also includes forming a sealing layer over the opening. An air spacer is formed under the sealing layer.
- In some embodiments, a method for forming a semiconductor device structure is provided. The method for forming a semiconductor device structure includes forming a fin structure over a substrate. The method for forming a semiconductor device structure also includes forming a gate structure over the fin structure. The method for forming a semiconductor device structure also includes forming source/drain structures beside the gate structure. The method for forming a semiconductor device structure also includes forming a dielectric layer over the source/drain structures. The method for forming a semiconductor device structure also includes patterning the dielectric layer to expose the substrate between the source/drain structures. The method for forming a semiconductor device structure also includes depositing a first liner layer over the substrate. The method for forming a semiconductor device structure also includes depositing a dummy material layer over the first liner layer. The method for forming a semiconductor device structure also includes removing the top portion of the dummy material layer. The method for forming a semiconductor device structure also includes depositing a second liner layer over the dummy material layer and the first liner layer. The method for forming a semiconductor device structure also includes depositing a power via material. The method for forming a semiconductor device structure also includes planarizing the power via material to expose the top surface of the dielectric layer. The method for forming a semiconductor device structure also includes forming a contact structure over the power via material. The method for forming a semiconductor device structure also includes flipping the substrate. The method for forming a semiconductor device structure also includes removing the dummy material layer to form an opening. The method for forming a semiconductor device structure also includes sealing the opening to form an air spacer. The method for forming a semiconductor device structure also includes forming a metal layer under the power via material.
- In some embodiments, a semiconductor device structure is provided. The semiconductor device structure includes nanostructures formed over a substrate. The semiconductor device structure also includes nanostructures formed over a substrate. The semiconductor device structure also includes a gate structure surrounding the nanostructures. The semiconductor device structure also includes source/drain structures formed over opposite sides of the gate structure. The semiconductor device structure also includes a power via structure formed beside the source/drain structures. The semiconductor device structure also includes a contact structure formed over the power via structure. The semiconductor device structure also includes a metal layer formed under the power via structure. An air spacer is formed between the power via structure and the source/drain structures.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. A method for forming a semiconductor device structure, comprising:
forming nanostructures over a substrate;
forming a gate structure surrounding the nanostructures;
forming source/drain structures over opposite sides of the gate structure;
forming a trench beside the source/drain structures;
depositing a first liner layer in the trench;
depositing a dummy material layer over the first liner layer;
etching the dummy material layer;
depositing a second liner layer over the dummy material layer;
forming a power via structure in the trench;
removing the dummy material layer to form an opening between the first liner layer and the second liner layer; and
forming a sealing layer over the opening and an air spacer under the sealing layer.
2. The method for forming the semiconductor device structure as claimed in claim 1 , further comprising:
forming a contact structure at a front side of the power via structure; and
forming a metal layer at a back side of the power via structure.
3. The method for forming the semiconductor device structure as claimed in claim 1 , wherein the sealing layer is formed over sidewalls of the first liner layer and the second liner layer.
4. The method for forming the semiconductor device structure as claimed in claim 1 , further comprising:
forming a glue layer over the second liner layer.
5. The method for forming the semiconductor device structure as claimed in claim 1 , further comprising:
flipping the substrate,
wherein the power via structure is formed after flipping the substrate.
6. The method for forming the semiconductor device structure as claimed in claim 1 , further comprising:
forming a dummy power via structure in the trench;
flipping the substrate; and
removing the dummy power via structure.
7. The method for forming the semiconductor device structure as claimed in claim 1 , wherein the first liner layer and the second liner layer are exposed in the air spacer.
8. The method for forming the semiconductor device structure as claimed in claim 1 , wherein the first liner layer is in contact with the second liner layer.
9. A method for forming a semiconductor device structure, comprising:
forming a fin structure over a substrate;
forming a gate structure over the fin structure;
forming source/drain structures beside the gate structure;
forming a dielectric layer over the source/drain structures;
patterning the dielectric layer to expose the substrate between the source/drain structures;
depositing a first liner layer over the substrate;
depositing a dummy material layer over the first liner layer;
removing a top portion of the dummy material layer;
depositing a second liner layer over the dummy material layer and the first liner layer;
depositing a power via material;
planarizing the power via material to expose a top surface of the dielectric layer;
forming a contact structure over the power via material;
flipping the substrate;
removing the dummy material layer to form an opening;
sealing the opening to form an air spacer; and
forming a metal layer under the power via material.
10. The method for forming the semiconductor device structure as claimed in claim 9 , further comprising:
patterning the gate structure to form trenches through the gate structure; and
filling an isolation material into the trenches.
11. The method for forming the semiconductor device structure as claimed in claim 10 , wherein the first liner layer is deposited over the isolation material.
12. The method for forming the semiconductor device structure as claimed in claim 9 , further comprising:
thinning the substrate to expose the power via material after flipping the substrate.
13. The method for forming the semiconductor device structure as claimed in claim 9 , wherein a first end of the first liner layer is in direct contact with a first end of the second liner layer, and a second end of the first liner layer is separated from a second end of the second liner layer.
14. A semiconductor device structure, comprising:
nanostructures formed over a substrate;
a gate structure surrounding the nanostructures;
source/drain epitaxial structures formed over opposite sides of the gate structure;
a power via structure formed beside the source/drain structures;
a contact structure formed over the power via structure; and
a metal layer formed under the power via structure,
wherein an air spacer is formed between the power via structure and the source/drain epitaxial structures.
15. The semiconductor device structure as claimed in claim 14 , further comprising:
a first liner layer formed over sidewalls of the source/drain epitaxial structures;
a second liner layer formed over sidewalls of the power via structure,
wherein the air spacer is formed between the first liner layer and the second liner layer.
16. The semiconductor device structure as claimed in claim 15 , further comprising:
a sealing layer formed between the first liner layer and the second liner layer near the metal layer.
17. The semiconductor device structure as claimed in claim 16 , wherein the air spacer is surrounded by the sealing layer.
18. The semiconductor device structure as claimed in claim 14 , further comprising:
a glue layer formed over sidewalls of the power via structure.
19. The semiconductor device structure as claimed in claim 14 , wherein the power via structure partially overlaps the contact structure.
20. The semiconductor device structure as claimed in claim 14 , wherein a top surface of the power via structure near the contact structure is wider than a bottom surface of the power via structure near the metal layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/839,127 US20230402522A1 (en) | 2022-06-13 | 2022-06-13 | Semiconductor device structure and method for forming the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/839,127 US20230402522A1 (en) | 2022-06-13 | 2022-06-13 | Semiconductor device structure and method for forming the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230402522A1 true US20230402522A1 (en) | 2023-12-14 |
Family
ID=89076837
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/839,127 Pending US20230402522A1 (en) | 2022-06-13 | 2022-06-13 | Semiconductor device structure and method for forming the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US20230402522A1 (en) |
-
2022
- 2022-06-13 US US17/839,127 patent/US20230402522A1/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11791215B2 (en) | Fin field effect transistor device structure | |
US11450772B2 (en) | Fin field-effect transistor device and method | |
US11735649B2 (en) | Method for forming fin field effect transistor (FinFET) with a liner layer | |
US20220359701A1 (en) | Method for forming semiconductor device structure with hard mask layer over fin structure | |
US20230261109A1 (en) | Semiconductor device structure and method for forming the same | |
US20230282704A1 (en) | Semiconductor device structure | |
US20230402546A1 (en) | Semiconductor structure and method for forming the same | |
US11251305B2 (en) | Fin field effect transistor device structure and method for forming the same | |
US20230402522A1 (en) | Semiconductor device structure and method for forming the same | |
US20230335600A1 (en) | Semiconductor device structure and method for forming the same | |
US20230378318A1 (en) | Semiconductor device structure and method for forming the same | |
US20240038839A1 (en) | Semiconductor device structure and method for forming the same | |
US11935954B2 (en) | Semiconductor device structure and method for forming the same | |
US20230290824A1 (en) | Semiconductor device structure and method for forming the same | |
US20230268390A1 (en) | Semiconductor device structure and method for forming the same | |
US20220367623A1 (en) | Semiconductor device structure and method for forming the same | |
US20230117889A1 (en) | Semiconductor device structure and method for forming the same | |
US11735470B2 (en) | Method for forming semiconductor device structure with source/drain contact | |
US20220399231A1 (en) | Semiconductor structure with dielectric feature and method for manufacturing the same | |
US20230123484A1 (en) | Semiconductor device structure and method for forming the same | |
US11563109B2 (en) | Semiconductor device structure and method for forming the same | |
US20230006051A1 (en) | Semiconductor structure with dielectric feature and method for manufacturing the same | |
US20230047194A1 (en) | Semiconductor structure with isolation feature and method for manufacturing the same | |
US10872810B2 (en) | Fin field effect transistor device structure and method for forming the same | |
US20240079447A1 (en) | Semiconductor structure and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YU, LI-ZHEN;HUANG, LIN-YU;SU, HUAN-CHIEH;REEL/FRAME:060194/0492 Effective date: 20220608 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |