US20230380058A1 - Wiring circuit board - Google Patents

Wiring circuit board Download PDF

Info

Publication number
US20230380058A1
US20230380058A1 US18/315,878 US202318315878A US2023380058A1 US 20230380058 A1 US20230380058 A1 US 20230380058A1 US 202318315878 A US202318315878 A US 202318315878A US 2023380058 A1 US2023380058 A1 US 2023380058A1
Authority
US
United States
Prior art keywords
terminal
wiring
layer
circuit board
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
US18/315,878
Inventor
Hideki Matsui
Naoki Shibata
Ryosuke Sasaoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nitto Denko Corp
Original Assignee
Nitto Denko Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2022182687A external-priority patent/JP2023171201A/en
Application filed by Nitto Denko Corp filed Critical Nitto Denko Corp
Assigned to NITTO DENKO CORPORATION reassignment NITTO DENKO CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SASAOKA, RYOSUKE, MATSUI, HIDEKI, SHIBATA, NAOKI
Publication of US20230380058A1 publication Critical patent/US20230380058A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/05—Insulated conductive substrates, e.g. insulated metal substrate
    • H05K1/056—Insulated conductive substrates, e.g. insulated metal substrate the metal substrate being covered by an organic insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/117—Pads along the edge of rigid circuit boards, e.g. for pluggable connectors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/0209—External configuration of printed circuit board adapted for heat dissipation, e.g. lay-out of conductors, coatings

Definitions

  • the present invention relates to a wiring circuit board.
  • a wiring circuit board including an insulating layer and a conductive pattern disposed on the upper surface of the insulating layer is known (ref: for example, Patent Document 1 below).
  • the conductive pattern includes a wiring and a terminal continuous with the wiring. The terminal is electrically connected to an external device through a solder.
  • the terminal may have multiple layers in accordance with its application and purpose. In this case, the heat dissipation of the terminal is increased. Therefore, when the terminal is connected to the external device using the solder, it is necessary to heat the solder at a high temperature.
  • the present invention provides a wiring circuit board capable of suppressing peeling of a terminal from an insulating layer.
  • the present invention (1) includes a wiring circuit board including an insulating layer, and a conductive pattern disposed on one surface of the insulating layer in a thickness direction, wherein the conductive pattern includes a wiring, and a terminal protruding from one end edge of the wiring; the terminal includes a first terminal layer disposed on one surface of the insulating layer in the thickness direction, and a second terminal layer disposed on one surface of the first terminal layer in the thickness direction; and a ratio (Y/X) of the volume Y of the wiring in a folded region of the terminal when viewed in the thickness direction with respect to the volume X of the terminal is 0.1 or more, the folded region being folded back toward the opposite side in a protruding direction of the terminal with the one end edge of the wiring as a starting point.
  • the ratio (Y/X) of the volume Y of the wiring in the folded region with respect to the volume X of the terminal is as high as 0.1 or more. Therefore, even when a solder is disposed on one surface of the terminal, and heated at a high temperature, it is possible to sufficiently escape the heat transferred to the terminal to the wiring. Therefore, it is possible to suppress a decrease in adhesive force at the boundary between the terminal and the insulating layer. As a result, it is possible to suppress peeling of the terminal from the insulating layer.
  • the present invention (2) includes the wiring circuit board described in (1), wherein the wiring consists of a first wiring layer continuous with the first terminal layer or a second wiring layer continuous with the second terminal layer.
  • the present invention (3) includes the wiring circuit board described in (1) or (2) further including a metal supporting layer disposed on the other surface of the insulating layer in the thickness direction.
  • the wiring circuit board further includes the metal supporting layer disposed on the other surface of the insulating layer in the thickness direction, it is possible to escape the heat transferred to the terminal through the solder not only to the wiring but also to the metal supporting layer.
  • the present invention (4) includes the wiring circuit board described in any one of (1) to (3), wherein the conductive pattern includes a plurality of wirings spaced apart from each other, and a plurality of terminals corresponding to the plurality of wirings, each of the terminals protruding from one end edge of each of the plurality of wirings; each of the plurality of terminals includes the first terminal layer and the second terminal layer; and a ratio (Y/X) of the volume Y of the wiring in each of a plurality of folded regions when each region of the plurality of terminals when viewed in the thickness direction is folded back toward the opposite side in the protruding direction of each terminal with the one end edge of each of the plurality of wirings as the starting point with respect to the volume X of each of the plurality of terminals is 0.1 or more.
  • the ratio of the volume Y of the wiring in each of the plurality of folded regions with respect to the volume X of each of the plurality of terminals is 0.1 or more, even when the heat is applied simultaneously to the plurality of terminals, it is possible to suppress the peeling of each of the plurality of terminals from the insulating layer.
  • the present invention (5) includes the wiring circuit board described in any one of (1) to (4), wherein the ratio (Y/X) is below 1.
  • the present invention provides a wiring circuit board capable of suppressing peeling of a terminal from an insulating layer.
  • FIG. 1 shows an enlarged plan view of one embodiment of a wiring circuit board of the present invention.
  • FIG. 2 shows a cross-sectional view along an X-X line in FIG. 1 .
  • FIG. 3 shows a wiring circuit board of a first modified example.
  • FIG. 4 shows a wiring circuit board of a second modified example.
  • FIG. 5 shows a wiring circuit board of a third modified example.
  • FIG. 6 shows a wiring circuit board of a fourth modified example.
  • FIG. 7 shows a wiring circuit board of a fifth modified example.
  • FIG. 8 shows a wiring circuit board of a sixth modified example.
  • FIG. 9 shows a wiring circuit board of a seventh modified example.
  • FIG. 10 shows a wiring circuit board of an eighth modified example.
  • FIG. 11 shows a wiring circuit board of a ninth modified example.
  • FIGS. 12 A and 12 B show a wiring circuit board of a tenth modified example:
  • FIG. 12 A illustrating a plan view
  • FIG. 12 B illustrating a cross-sectional view.
  • FIGS. 13 A to 13 C show a wiring circuit board of a thirteenth modified example:
  • FIG. 13 A illustrating a plan view
  • FIG. 13 B illustrating a cross-sectional view along an X-X line in FIG. 13 A
  • FIG. 13 C illustrating a cross-sectional view along a Y-Y line in FIG. 13 A .
  • FIG. 14 shows an enlarged plan view of a wiring circuit board of Comparative Example 1.
  • FIGS. 1 and 2 One embodiment of a wiring circuit board of the present invention is described with reference to FIGS. 1 and 2 .
  • a wiring circuit board 1 has a thickness.
  • the wiring circuit board 1 has a sheet shape.
  • the wiring circuit board 1 extends in a first direction.
  • the first direction is perpendicular to a thickness direction.
  • the wiring circuit board 1 also extends in a second direction.
  • the second direction is perpendicular to the thickness direction and the first direction.
  • a length of the wiring circuit board 1 in the second direction is shorter than the length of the wiring circuit board 1 in the first direction.
  • the wiring circuit board 1 includes a metal supporting layer 2 , a base insulating layer 3 as one example of an insulating layer, a conductive pattern 4 , and a cover insulating layer 5 .
  • the metal supporting layer 2 is disposed in the other end portion of the wiring circuit board 1 in the thickness direction.
  • the metal supporting layer 2 has a thickness.
  • the metal supporting layer 2 has a sheet shape.
  • the metal supporting layer 2 extends in the first direction and the second direction.
  • Examples of a material for the metal supporting layer 2 include iron, stainless steel, copper, and copper alloys.
  • a thickness of the metal supporting layer 2 is, for example, 10 ⁇ m or more, preferably 25 ⁇ m or more, and for example, 500 ⁇ m or less, preferably 250 ⁇ m or less.
  • the base insulating layer 3 is disposed on one surface of the metal supporting layer 2 in the thickness direction.
  • the metal supporting layer 2 is disposed on the other surface of the base insulating layer 3 in the thickness direction.
  • the base insulating layer 3 is in contact with one surface of the metal supporting layer 2 .
  • the base insulating layer 3 has a thickness.
  • the base insulating layer 3 has a sheet shape.
  • the base insulating layer 3 extends in the first direction and the second direction. In the present embodiment, one end surface of the base insulating layer 3 in the first direction is flush with one end surface of the metal supporting layer 2 in the first direction. In one end portion in the first direction of the wiring circuit board 1 , each of both end surfaces of the base insulating layer 3 in the second direction is flush with each of both end surfaces of the metal supporting layer 2 in the second direction.
  • Examples of the material for the base insulating layer 3 include insulating resins.
  • Examples of the insulating resin include polyimide resins and epoxy resins.
  • As the insulating resin preferably, a polyimide resin is used.
  • the thickness of the base insulating layer 3 is, for example, 1 ⁇ m or more, preferably 5 ⁇ m or more, and for example, 100 ⁇ m or less, preferably 50 ⁇ m or less.
  • the conductive pattern 4 is disposed on one surface of the base insulating layer 3 in the thickness direction.
  • Examples of the material for the conductive pattern 4 include copper, silver, gold, iron, aluminum, chromium, and alloys of these.
  • As the material for the conductive pattern 4 preferably, from the viewpoint of ensuring excellent heat dissipation and adhesion, copper, and copper alloys are used.
  • the conductive pattern 4 includes a plurality of wirings 41 A, 41 B, 41 C, and 41 D, and a plurality of terminals 42 A, 42 B, 42 C, and 42 D.
  • the plurality of wirings 41 A, 41 B, 41 C, and 41 D are spaced apart from each other in the second direction. Each of the plurality of wirings 41 A, 41 B, 41 C, and 41 D extends in the first direction.
  • the plurality of wirings 41 A, 41 B, 41 C, and 41 D are disposed on one surface of the base insulating layer 3 in the thickness direction from the other end portion in the first direction over one end portion.
  • the wirings 41 A, 41 B, 41 C, and 41 D are disposed in order from one side in the second direction toward the other side.
  • the wiring 41 A has two recessed portions 41 A 0 .
  • Each of the two recessed portions 41 A 0 is disposed in one end portion of the wiring 41 A in the first direction.
  • the two recessed portions 41 A 0 face each other in the second direction.
  • the two recessed portions 41 A 0 are spaced apart from each other in the second direction.
  • the recessed portion 41 A 0 is recessed inwardly in the second direction with respect to an intermediate portion of the wiring 41 A in the first direction.
  • each of the two recessed portions 41 A 0 has a generally semicircular shape.
  • Each of the two recessed portions 41 A 0 may be a generally rectangular shape.
  • the intermediate portion of the wiring 41 A in the first direction has a straight shape extending in the first direction.
  • the intermediate portion is a portion excluding the recessed portion 41 A 0 .
  • a width of the intermediate portion of the wiring 41 A is, for example, 5 ⁇ m or more, preferably 10 ⁇ m or more, and for example, 2000 ⁇ m or less, preferably 1500 ⁇ m or less.
  • the above-described width is the length of the wiring 41 A in the second direction.
  • the length in the second direction of each of the two recessed portions 41 A 0 is, for example, 1 ⁇ m or more, preferably 5 ⁇ m or more, and for example, 750 ⁇ m or less, preferably 500 ⁇ m or less.
  • the length in the first direction of each of the two recessed portions 41 A 0 is, for example, 5 ⁇ m or more, preferably 10 ⁇ m or more, and for example, 2000 ⁇ m or less, preferably 1500 ⁇ m or less.
  • a ratio of the length in the first direction of the recessed portion 41 A 0 to the width of the intermediate portion of the wiring 41 A is, for example, 0.0025 or more, preferably 0.01 or more, and for example, 20 or less, preferably 10 or less.
  • the wiring 41 A includes a first wiring layer 41 A 1 .
  • the wiring 41 A preferably consists of the first wiring layer 41 A 1 .
  • the first wiring layer 41 A 1 has the same shape as the wiring 41 A when viewed in the thickness direction.
  • the thickness of the first wiring layer 41 A 1 is, for example, 1 ⁇ m or more, preferably 3 ⁇ m or more, and for example, 50 ⁇ m or less, preferably 30 ⁇ m or less.
  • An arrangement, a shape, a layer structure, and a dimension of the wirings 41 B, 41 C, and 41 D are the same as those of the wiring 41 A.
  • the thickness of the plurality of first wiring layers 41 A 1 , 41 B 1 , 41 C 1 , and 41 D 1 is the same.
  • the plurality of terminals 42 A, 42 B, 42 C, and 42 D correspond to the plurality of wirings 41 A, 41 B, 41 C, and 41 D.
  • the plurality of wirings 41 A, 41 B, 41 C, and 41 D correspond to the plurality of terminals 42 A, 42 B, 42 C, and 42 D.
  • the plurality of terminals 42 A, 42 B, 42 C, and 42 D are disposed in one end portion of the wiring circuit board 1 in the first direction. In the present embodiment, the plurality of terminals 42 A, 42 B, 42 C, and 42 D are spaced apart from each other in the second direction.
  • the terminals 42 A, 42 B, 42 C, and 42 D are disposed in order from one side in the second direction toward the other side.
  • the terminal 42 A is disposed in one end portion in the first direction in one surface of the base insulating layer 3 .
  • the terminal 42 A protrudes from one end edge 41 AE of the wiring 41 A in the first direction.
  • the terminal 42 A protrudes from the one end edge 41 AE of the wiring 41 A toward one side in the first direction.
  • a protruding direction of the terminal 42 A corresponds to one side in the first direction.
  • the one end edge 41 AE of the wiring 41 A is located on a line connecting one end edges in the first direction of the two recessed portions 41 A 0 .
  • the terminal 42 A has a generally rectangular shape when viewed in the thickness direction.
  • the terminal 42 A includes the first terminal layer 42 A 1 and a second terminal layer 42 A 2 .
  • the terminal 42 A preferably consists of the first terminal layer 42 A 1 and the second terminal layer 42 A 2 .
  • the first terminal layer 42 A 1 and the second terminal layer 42 A 2 are disposed in order toward one side in the thickness direction.
  • Each of the first terminal layer 42 A 1 and the second terminal layer 42 A 2 has generally the same shape as the terminal 42 A when viewed in the thickness direction.
  • the first terminal layer 42 A 1 is disposed in the other end portion of the terminal 42 A in the thickness direction.
  • the first terminal layer 42 A 1 is disposed on one surface of the base insulating layer 3 in the thickness direction.
  • the first terminal layer 42 A 1 is in contact with one surface of the base insulating layer 3 .
  • the first terminal layer 42 A 1 is continuous with the first wiring layer 41 A 1 .
  • the first terminal layer 42 A 1 is located on the same plane as the first wiring layer 41 A 1 .
  • the first terminal layer 42 A 1 has the same thickness as the first wiring layer 41 A 1 .
  • the thickness of the first terminal layer 42 A 1 is, for example, 1 ⁇ m or more, preferably 3 ⁇ m or more, and for example, 50 ⁇ m or less, preferably 30 ⁇ m or less.
  • the second terminal layer 42 A 2 is disposed in one end portion of the terminal 42 A in the thickness direction.
  • the second terminal layer 42 A 2 is disposed on one surface of the first terminal layer 42 A 1 in the thickness direction.
  • the second terminal layer 42 A 2 is in contact with one surface of the first terminal layer 42 A 1 .
  • the second terminal layer 42 A 2 is disposed on the opposite side to the base insulating layer 3 with respect to the first terminal layer 42 A 1 .
  • the second terminal layer 42 A 2 has the same shape as the first terminal layer 42 A 1 when viewed in the thickness direction.
  • an outer shape of the second terminal layer 42 A 2 matches the outer shape of the first terminal layer 42 A 1 .
  • the outer shape of the second terminal layer 42 A 2 is allowed to deviate from the outer shape of the first terminal layer 42 A 1 .
  • the second terminal layer 42 A 2 is thicker than the first terminal layer 42 A 1 from the viewpoint of production process.
  • the thickness of the second terminal layer 42 A 2 is, for example, 2 ⁇ m or more, preferably 4 ⁇ m or more, and for example, 100 ⁇ m or less, preferably 60 ⁇ m or less.
  • the ratio of the thickness of the second terminal layer 42 A 2 to the thickness of the first terminal layer 42 A 1 is, for example, 1.1 or more, preferably 1.5 or more, more preferably 2 or more, and for example, 10 or less, preferably 7 or less.
  • the second terminal layer 42 A 2 may have the same thickness as the first terminal layer 42 A 1 .
  • the length of the terminal 42 A in the first direction is, for example, 50 ⁇ m or more, preferably 100 ⁇ m or more, and for example, 2000 ⁇ m or less, preferably 1500 ⁇ m or less.
  • the length of the terminal 42 A in the second direction is, for example, 50 ⁇ m or more, preferably 100 ⁇ m or more, and for example, 2000 ⁇ m or less, preferably 1500 ⁇ m or less.
  • the length of the terminal 42 A in the second direction has the same dimension as the width of the wiring 41 A.
  • the volume X of the terminal 42 A is not limited as long as it satisfies the ratio (Y/X) to be described next.
  • the volume X of the terminal 42 A is, for example, 2.5 ⁇ 103 ⁇ m 3 or more, preferably 5.0 ⁇ 103 ⁇ m 3 or more, and for example, 4.0 ⁇ 108 ⁇ m 3 or less, preferably 1.0 ⁇ 108 ⁇ m 3 or less.
  • the volume X of the terminal 42 A is the total sum of the volume of the first terminal layer 42 A 1 and the volume of the second terminal layer 42 A 2 .
  • the volume of the first terminal layer 42 A 1 is obtained by multiplying the thickness of the first terminal layer 42 A 1 by the area of the first terminal layer 42 A 1 when viewed in the thickness direction.
  • the area of the first terminal layer 42 A 1 is obtained by multiplying the length of the first terminal layer 42 A 1 in the second direction by the length of the first terminal layer 42 A 1 in the first direction.
  • the volume of the second terminal layer 42 A 2 is obtained by multiplying the thickness of the second terminal layer 42 A 2 by the area of the second terminal layer 42 A 2 when viewed in the thickness direction.
  • the area of the second terminal layer 42 A 2 is obtained by multiplying the length of the second terminal layer 42 A 2 in the second direction by the length of the second terminal layer 42 A 2 in the first direction.
  • the ratio (Y/X) of the volume Y of the wiring 41 A in a folded region 42 AF with respect to the volume X of the terminal 42 A described above is 0.1 or more.
  • the above-described ratio (Y/X) is preferably 0.15 or more, more preferably 0.2 or more, further more preferably 0.5 or more, and for example, 1 or less, preferably below 1, more preferably 0.9 or less, further more preferably 0.8 or less.
  • the ratio is below the above-described upper limit, it is possible to dispose the wiring 41 A for space saving, and to achieve high density of the wiring 41 A.
  • the terminal 42 A is multi-layered (two-layered), it is possible to increase the volume X of the terminal 42 A, and even when the above-described ratio (Y/X) is decreased, it is possible to achieve the above-described effect.
  • the folded region 42 AF is a region when a region of the terminal 42 A when viewed in the thickness direction is folded back toward the opposite side in the protruding direction of the terminal 42 A with the one end edge 41 AE of the wiring 41 A as a starting point.
  • the opposite side in the protruding direction of the terminal 42 A corresponds to the other side in the first direction.
  • the folded region 42 AF since the terminal 42 A has a generally rectangular shape when viewed in the thickness direction, the folded region 42 AF has a generally rectangular shape. In the present embodiment, the folded region 42 AF includes the two recessed portions 41 A 0 when viewed in the thickness direction.
  • the volume Y of the wiring 41 A in the folded region 42 AF is obtained by multiplying the thickness of the first wiring layer 41 A 1 by the area of the first wiring layer 41 A 1 included in the folded region 42 AF.
  • the area of the first wiring layer 41 A 1 does not include the area of the two recessed portions 41 A 0 .
  • the arrangement, the shape, the layer structure, the dimension, and the ratio of the terminals 42 B, 42 C, and 42 D are the same as those of the terminal 42 A.
  • the ratio of the volume Y of each of the wirings 41 A, 41 B, 41 C, and 41 D in each of the folded regions 42 AF, 42 BF, 42 CF, and 42 DF with respect to the volume X of each of the plurality of terminals 42 A, 42 B, 42 C, and 42 D may be the same, or may be different from each other.
  • the ratio ( ⁇ / ⁇ ) of the area ⁇ of the wiring 41 A to the area ⁇ of the terminal 42 A when viewed in the thickness direction may be also below 0.1. Even when the ratio ( ⁇ / ⁇ ) of the area is below 0.1, since the ratio (Y/X) of the volume described above is 0.1 or more, it is possible to improve the heat dissipation in the terminal 42 A.
  • the cover insulating layer 5 is disposed on one surface of the base insulating layer 3 in the thickness direction. As shown in FIG. 2 , the cover insulating layer 5 covers the plurality of wirings 41 A, 41 B, 41 C, and 41 D. Specifically, the cover insulating layer 5 is in contact with at least the intermediate portions of the wirings 41 A, 41 B, 41 C, and 41 D in the first direction.
  • the material for the cover insulating layer 5 include insulating resins.
  • the insulating resin include polyimide resins and epoxy resins. As the insulating resin, preferably, a polyimide resin is used.
  • the thickness of the cover insulating layer 5 is, for example, 1 ⁇ m or more, preferably 5 ⁇ m or more, and for example, 100 ⁇ m or less, preferably 50 ⁇ m or less.
  • the base insulating layer 3 is formed on one surface of the metal supporting layer 2 .
  • the conductive pattern 4 is formed on one surface of the base insulating layer 3 .
  • Examples of a method for forming the conductive pattern 4 include additive methods and subtractive methods.
  • an additive method is used.
  • the first wiring layer 41 A 1 and the first terminal layer 42 A 1 are simultaneously formed on one surface of the base insulating layer 3 using the additive method, and subsequently, the second terminal layer 42 A 2 is formed on one surface of the first terminal layer 42 A 1 using the additive method.
  • the cover insulating layer 5 is formed on one surface of the base insulating layer 3 .
  • the solder 7 is disposed on one surface of each of the terminals 42 A, 42 B, 42 C, and 42 D in the thickness direction.
  • an electrode (not shown) of the external device is disposed in the vicinity of the solder 7 , and subsequently, the solder 7 is melted by heating.
  • a laser is used in the heating of the solder 7 .
  • the output of the laser at the time of heating is, for example, 0.1 J or more, and for example, 0.3 J or less.
  • the melted solder 7 is in contact with a plurality of electrodes.
  • the terminals 42 A, 42 B, 42 C, and 42 D are electrically connected to the external device.
  • the ratio (Y/X) of the volume Y of the wiring 41 A in the folded region 42 AF with respect to the volume X of the terminal 42 A is as high as 0.1 or more. Therefore, when the solder 7 is disposed on one surface of the terminal 42 A, and/or when an electrode of the external device is brought closer to the solder 7 , even when the solder 7 is heated at a high temperature, it is possible to sufficiently escape the heat transferred to the terminal 42 A to the wiring 41 A. Therefore, it is possible to suppress a decrease in the adhesive force at the boundary between the terminal 42 A and the base insulating layer 3 . As a result, it is possible to suppress peeling of the terminal 42 A from the base insulating layer 3 .
  • the wiring circuit board 1 further includes the metal supporting layer 2 disposed on the other surface of the base insulating layer 3 in the thickness direction, it is possible to escape the heat transferred to the terminal 42 A through the solder 7 not only to the wiring 41 A but also to the metal supporting layer 2 .
  • the ratio of the volume Y of each of the wirings 41 A, 41 B, 41 C, and 41 D in each of the plurality of folded regions 42 AF, 42 BF, 42 CF, and 42 DF with respect to the volume X of each of the plurality of terminals 42 A, 42 B, 42 C, and 42 D is 0.1 or more. Therefore, even when the heat is applied simultaneously to the plurality of terminals 42 A, 42 B, 42 C, and 42 D, it is possible to suppress the peeling of each of the plurality of terminals 42 A, 42 B, 42 C, and 42 D from the base insulating layer 3 .
  • each modified example below, the same reference numerals are provided for members and steps corresponding to each of those in the above-described one embodiment, and their detailed description is omitted. Further, each modified example can achieve the same function and effect as that of one embodiment unless otherwise specified. Furthermore, one embodiment and each modified example can be appropriately used in combination.
  • the terminal 42 A includes the first terminal layer 42 A 1 and the second terminal layer 42 A 2 having the same thickness as one embodiment. Furthermore, in the first modified example, the wiring 41 A does not include the first wiring layer 41 A 1 , and includes the second wiring layer 41 A 2 . In the first modified example, the wiring 41 A preferably consists of the second wiring layer 41 A 2 .
  • the second wiring layer 41 A 2 is continuous with the second terminal layer 42 A 2 .
  • One end portion of the second wiring layer 41 A 2 in the first direction is in contact with the other end surface of the first terminal layer 42 A 1 in the first direction.
  • the second wiring layer 41 A 2 has the same thickness as the second terminal layer 42 A 2 .
  • the first terminal layer 42 A 1 is thicker than the second terminal layer 42 A 2 .
  • the ratio of the thickness of the first terminal layer 42 A 1 to the thickness of the second terminal layer 42 A 2 is the same as the ratio of the thickness of the second terminal layer 42 A 2 to the thickness of the first terminal layer 42 A 1 in one embodiment.
  • the terminal 42 A includes the first terminal layer 42 A 1 and the second terminal layer 42 A 2 having the same thickness as the second modified example. Furthermore, in the third modified example, the wiring 41 A does not include the first wiring layer 41 A 1 , and includes the second wiring layer 41 A 2 . In the third modified example, the wiring 41 A preferably consists of the second wiring layer 41 A 2 .
  • the second wiring layer 41 A 2 is continuous with the second terminal layer 42 A 2 .
  • One end portion of the second wiring layer 41 A 2 in the first direction is in contact with the other end surface of the first terminal layer 42 A 1 in the first direction.
  • the second wiring layer 41 A 2 has the same thickness as the second terminal layer 42 A 2 .
  • the terminal 42 A includes the first terminal layer 42 A 1 and the second terminal layer 42 A 2 having the same thickness as one embodiment.
  • the wiring 41 A further includes the second wiring layer 41 A 2 in the intermediate portion in the first direction.
  • the second wiring layer 41 A 2 is disposed on one surface of the first wiring layer 41 A 1 in the thickness direction.
  • the second wiring layer 41 A 2 has the same thickness as or different thickness from the second terminal layer 42 A 2 .
  • the second wiring layer 41 A 2 preferably has the same thickness as the second terminal layer 42 A 2 .
  • the terminal 42 A includes the first terminal layer 42 A 1 and the second terminal layer 42 A 2 having the same thickness as the second modified example.
  • the wiring 41 A further includes the second wiring layer 41 A 2 in the intermediate portion in the first direction.
  • the second wiring layer 41 A 2 is disposed on one surface of the first wiring layer 41 A 1 in the thickness direction.
  • the second wiring layer 41 A 2 has the same thickness as or different thicknesses from the second terminal layer 42 A 2 .
  • the second wiring layer 41 A 2 preferably has the same thickness as the second terminal layer 42 A 2 .
  • the wiring 41 A does not have the recessed portion 41 A 0 (ref: FIG. 1 ).
  • one end portion of the wiring 41 A in the first direction has a straight shape extending in the first direction.
  • the length of the terminal 42 A in the second direction is longer than the width of the wiring 41 A.
  • the terminal 42 A has a land shape when viewed in the thickness direction. Specifically, in the second direction, both end surfaces of the wiring 41 A are located inside from both end surfaces of the terminal 42 A.
  • the length of the wiring 41 A in the second direction is longer than the width of the terminal 42 A.
  • both end surfaces of the terminal 42 A are located inside from both end surfaces of the wiring 41 A.
  • the length of the wiring 41 A in the second direction is longer than the width of the terminal 42 A, and the wiring 41 A does not have the recessed portion 41 A 0 (ref: FIG. 1 ).
  • the wiring 41 A includes the first wiring layer 41 A 1 and the second wiring layer 41 A 2 in one end portion and the intermediate portion in the first direction.
  • the first wiring layer 41 A 1 is continuous with the first terminal layer 42 A 1 .
  • the second wiring layer 41 A 2 is continuous with the second terminal layer 42 A 2 .
  • Each of the two recessed portions 41 A 0 in the first wiring 41 A has a generally rectangular shape when viewed in the thickness direction.
  • the one end edge 41 AE of the wiring 41 A in the first direction is defined by a line connecting one end edges of the two recessed portions 41 A 0 .
  • the wiring circuit board 1 of the eleventh modified example does not include the metal supporting layer 2 .
  • the wiring circuit board 1 of one embodiment further includes the metal supporting layer 2 disposed on the other surface of the base insulating layer 3 in the thickness direction, it is possible to escape the heat transferred to the terminal 42 A not only to the wiring 41 A but also to the metal supporting layer 2 .
  • the conductive pattern 4 includes the wiring 41 A and the terminal 42 A having the above-described volume ratio (Y/X) of 0.1 or more.
  • the wiring circuit board 1 includes another conductive pattern including a wiring and a terminal.
  • the wiring and the terminal in the other conductive pattern have the above-described volume ratio (Y/X) of below 0.1.
  • One embodiment is preferable as compared with the twelfth modified example.
  • the ratio of the volume Y of each of the wirings 41 A, 41 B, 41 C, and 41 D in each of the folded regions 42 AF, 42 BF, 42 CF, and 42 DF with respect to the volume X of each of the plurality of terminals 42 A, 42 B, 42 C, and 42 D is 0.1 or more. Therefore, even when the heat is applied simultaneously to the plurality of terminals 42 A, 42 B, 42 C, and 42 D, it is possible to suppress the peeling of each of the plurality of terminals 42 A, 42 B, 42 C, and 42 D from the base insulating layer 3 .
  • the plurality of terminals 42 A, 42 B, 42 C, and 42 D may be defined as a portion exposed from the cover insulating layer 5 in the conductive pattern 4 .
  • the cover insulating layer 5 has a plurality of opening portions 51 A, 51 B, 51 C, and 51 D.
  • the plurality of opening portions 51 B, 51 C, and 51 D are not shown.
  • Each of the plurality of opening portions 51 A, 51 B, 51 C, and 51 D penetrates through the cover insulating layer 5 in the thickness direction.
  • Each of the plurality of terminals 42 A, 42 B, 42 C, and 42 D is disposed inside each of the plurality of opening portions 51 A, 51 B, 51 C, and 51 D.
  • the cover insulating layer 5 covers a portion around the terminal layer 42 in the conductive pattern 5 .
  • the second terminal layer 42 A 2 is smaller than the first terminal layer 42 A 1 .
  • the cover insulating layer 5 covers a portion around the first terminal layer 42 A 1 in the conductive pattern 4 .
  • the above-described surrounding portion includes the first wiring layer 41 A 1 .
  • the wiring circuit board 1 corresponding to one embodiment and including the conductive pattern 4 having a volume ratio (Y/X) and a dimension described in Table 1 was prepared.
  • the wiring circuit board 1 corresponding to the first modified example and including the conductive pattern 4 having a volume ratio (Y/X) and a dimension described in Table 1 was prepared.
  • the wiring circuit board 1 corresponding to the seventh modified example and including the conductive pattern 4 having a volume ratio (Y/X) and a dimension described in Table 1 was prepared.
  • the wiring circuit board 1 including the conductive pattern 4 having a volume ratio (Y/X) and a dimension described in Table 1 was prepared.
  • the solder 7 was disposed on one surface of the terminal 42 A. At this time, the solder 7 was heated using a laser having the output of 0.15 J.
  • the shearing force along the first direction was applied to the terminal 42 A using a blade so as to be peeled on the interface between the terminal 42 A and the base insulating layer 3 .
  • the shearing force was 4.9 N.
  • each of the terminals 42 A was not peeled from the base insulating layer 3 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Structure Of Printed Boards (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

Provided is a wiring circuit board capable of suppressing peeling of a terminal from an insulating layer. The wiring circuit board includes a base insulating layer, and a conductive pattern disposed on one surface of the base insulating layer in a thickness direction. The conductive pattern includes a wiring and a terminal. The terminal protrudes from one end edge of the wiring. The terminal includes a first terminal layer and a second terminal layer. A ratio (Y/X) of the volume Y of the wiring in a folded region with respect to the volume X of the terminal is 0.1 or more. The folded region is a region when a region of the terminal when viewed in the thickness direction is folded back toward the opposite side in a protruding direction of the terminal with the one end edge of the wiring as a starting point.

Description

    TECHNICAL FIELD Cross-Reference to Related Application
  • The present application claims priority from Japanese Patent Applications No. 2022-82270 filed on May 19, 2022 and No. 2022-182687 filed on Nov. 15, 2022, the contents of which are hereby incorporated by reference into this application.
  • The present invention relates to a wiring circuit board.
    • Background Art
  • A wiring circuit board including an insulating layer and a conductive pattern disposed on the upper surface of the insulating layer is known (ref: for example, Patent Document 1 below). In the wiring circuit board described in Patent Document 1, the conductive pattern includes a wiring and a terminal continuous with the wiring. The terminal is electrically connected to an external device through a solder.
    • CITATION LIST Patent Document
    • Patent Document 1: Japanese Unexamined Patent Publication No. 2019-212679
    SUMMARY OF THE INVENTION Problem to be Solved by the Invention
  • The terminal may have multiple layers in accordance with its application and purpose. In this case, the heat dissipation of the terminal is increased. Therefore, when the terminal is connected to the external device using the solder, it is necessary to heat the solder at a high temperature.
  • However, in this case, there is a problem that the terminal is easily peeled from the insulating layer.
  • The present invention provides a wiring circuit board capable of suppressing peeling of a terminal from an insulating layer.
    • Means for Solving the Problem
  • The present invention (1) includes a wiring circuit board including an insulating layer, and a conductive pattern disposed on one surface of the insulating layer in a thickness direction, wherein the conductive pattern includes a wiring, and a terminal protruding from one end edge of the wiring; the terminal includes a first terminal layer disposed on one surface of the insulating layer in the thickness direction, and a second terminal layer disposed on one surface of the first terminal layer in the thickness direction; and a ratio (Y/X) of the volume Y of the wiring in a folded region of the terminal when viewed in the thickness direction with respect to the volume X of the terminal is 0.1 or more, the folded region being folded back toward the opposite side in a protruding direction of the terminal with the one end edge of the wiring as a starting point.
  • In the wiring circuit board, the ratio (Y/X) of the volume Y of the wiring in the folded region with respect to the volume X of the terminal is as high as 0.1 or more. Therefore, even when a solder is disposed on one surface of the terminal, and heated at a high temperature, it is possible to sufficiently escape the heat transferred to the terminal to the wiring. Therefore, it is possible to suppress a decrease in adhesive force at the boundary between the terminal and the insulating layer. As a result, it is possible to suppress peeling of the terminal from the insulating layer.
  • The present invention (2) includes the wiring circuit board described in (1), wherein the wiring consists of a first wiring layer continuous with the first terminal layer or a second wiring layer continuous with the second terminal layer.
  • The present invention (3) includes the wiring circuit board described in (1) or (2) further including a metal supporting layer disposed on the other surface of the insulating layer in the thickness direction.
  • Since the wiring circuit board further includes the metal supporting layer disposed on the other surface of the insulating layer in the thickness direction, it is possible to escape the heat transferred to the terminal through the solder not only to the wiring but also to the metal supporting layer.
  • The present invention (4) includes the wiring circuit board described in any one of (1) to (3), wherein the conductive pattern includes a plurality of wirings spaced apart from each other, and a plurality of terminals corresponding to the plurality of wirings, each of the terminals protruding from one end edge of each of the plurality of wirings; each of the plurality of terminals includes the first terminal layer and the second terminal layer; and a ratio (Y/X) of the volume Y of the wiring in each of a plurality of folded regions when each region of the plurality of terminals when viewed in the thickness direction is folded back toward the opposite side in the protruding direction of each terminal with the one end edge of each of the plurality of wirings as the starting point with respect to the volume X of each of the plurality of terminals is 0.1 or more.
  • In the wiring circuit board, since the ratio of the volume Y of the wiring in each of the plurality of folded regions with respect to the volume X of each of the plurality of terminals is 0.1 or more, even when the heat is applied simultaneously to the plurality of terminals, it is possible to suppress the peeling of each of the plurality of terminals from the insulating layer.
  • The present invention (5) includes the wiring circuit board described in any one of (1) to (4), wherein the ratio (Y/X) is below 1.
    • Effect of the Invention
  • The present invention provides a wiring circuit board capable of suppressing peeling of a terminal from an insulating layer.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows an enlarged plan view of one embodiment of a wiring circuit board of the present invention.
  • FIG. 2 shows a cross-sectional view along an X-X line in FIG. 1 .
  • FIG. 3 shows a wiring circuit board of a first modified example.
  • FIG. 4 shows a wiring circuit board of a second modified example.
  • FIG. 5 shows a wiring circuit board of a third modified example.
  • FIG. 6 shows a wiring circuit board of a fourth modified example.
  • FIG. 7 shows a wiring circuit board of a fifth modified example.
  • FIG. 8 shows a wiring circuit board of a sixth modified example.
  • FIG. 9 shows a wiring circuit board of a seventh modified example.
  • FIG. 10 shows a wiring circuit board of an eighth modified example.
  • FIG. 11 shows a wiring circuit board of a ninth modified example.
  • FIGS. 12A and 12B show a wiring circuit board of a tenth modified example:
  • FIG. 12A illustrating a plan view and
  • FIG. 12B illustrating a cross-sectional view.
  • FIGS. 13A to 13C show a wiring circuit board of a thirteenth modified example:
  • FIG. 13A illustrating a plan view,
  • FIG. 13B illustrating a cross-sectional view along an X-X line in FIG. 13A, and
  • FIG. 13C illustrating a cross-sectional view along a Y-Y line in FIG. 13A.
  • FIG. 14 shows an enlarged plan view of a wiring circuit board of Comparative Example 1.
    •  DESCRIPTION OF EMBODIMENTS 1. One Embodiment of Wiring Circuit Board
  • One embodiment of a wiring circuit board of the present invention is described with reference to FIGS. 1 and 2 .
  • 1.1 Wiring Circuit Board 1
  • A wiring circuit board 1 has a thickness. The wiring circuit board 1 has a sheet shape. The wiring circuit board 1 extends in a first direction. The first direction is perpendicular to a thickness direction. The wiring circuit board 1 also extends in a second direction. The second direction is perpendicular to the thickness direction and the first direction. In the present embodiment, a length of the wiring circuit board 1 in the second direction is shorter than the length of the wiring circuit board 1 in the first direction.
  • The wiring circuit board 1 includes a metal supporting layer 2, a base insulating layer 3 as one example of an insulating layer, a conductive pattern 4, and a cover insulating layer 5.
  • 1.2 Metal Supporting Layer 2
  • The metal supporting layer 2 is disposed in the other end portion of the wiring circuit board 1 in the thickness direction. The metal supporting layer 2 has a thickness. The metal supporting layer 2 has a sheet shape. The metal supporting layer 2 extends in the first direction and the second direction. Examples of a material for the metal supporting layer 2 include iron, stainless steel, copper, and copper alloys. A thickness of the metal supporting layer 2 is, for example, 10 μm or more, preferably 25 μm or more, and for example, 500 μm or less, preferably 250 μm or less.
  • 1.3 Base Insulating Layer 3
  • The base insulating layer 3 is disposed on one surface of the metal supporting layer 2 in the thickness direction. In other words, the metal supporting layer 2 is disposed on the other surface of the base insulating layer 3 in the thickness direction. The base insulating layer 3 is in contact with one surface of the metal supporting layer 2. The base insulating layer 3 has a thickness. The base insulating layer 3 has a sheet shape. The base insulating layer 3 extends in the first direction and the second direction. In the present embodiment, one end surface of the base insulating layer 3 in the first direction is flush with one end surface of the metal supporting layer 2 in the first direction. In one end portion in the first direction of the wiring circuit board 1, each of both end surfaces of the base insulating layer 3 in the second direction is flush with each of both end surfaces of the metal supporting layer 2 in the second direction.
  • Examples of the material for the base insulating layer 3 include insulating resins. Examples of the insulating resin include polyimide resins and epoxy resins. As the insulating resin, preferably, a polyimide resin is used.
  • The thickness of the base insulating layer 3 is, for example, 1 μm or more, preferably 5 μm or more, and for example, 100 μm or less, preferably 50 μm or less.
  • 1.4 Conductive Pattern 4
  • The conductive pattern 4 is disposed on one surface of the base insulating layer 3 in the thickness direction. Examples of the material for the conductive pattern 4 include copper, silver, gold, iron, aluminum, chromium, and alloys of these. As the material for the conductive pattern 4, preferably, from the viewpoint of ensuring excellent heat dissipation and adhesion, copper, and copper alloys are used. The conductive pattern 4 includes a plurality of wirings 41A, 41B, 41C, and 41D, and a plurality of terminals 42A, 42B, 42C, and 42D.
  • 1.4.1 Wirings 41A, 41B, 41C, and 41D
  • The plurality of wirings 41A, 41B, 41C, and 41D are spaced apart from each other in the second direction. Each of the plurality of wirings 41A, 41B, 41C, and 41D extends in the first direction. The plurality of wirings 41A, 41B, 41C, and 41D are disposed on one surface of the base insulating layer 3 in the thickness direction from the other end portion in the first direction over one end portion. The wirings 41A, 41B, 41C, and 41D are disposed in order from one side in the second direction toward the other side.
  • The wiring 41A has two recessed portions 41A0. Each of the two recessed portions 41A0 is disposed in one end portion of the wiring 41A in the first direction. The two recessed portions 41A0 face each other in the second direction. The two recessed portions 41A0 are spaced apart from each other in the second direction. The recessed portion 41A0 is recessed inwardly in the second direction with respect to an intermediate portion of the wiring 41A in the first direction. In the present embodiment, each of the two recessed portions 41A0 has a generally semicircular shape. Each of the two recessed portions 41A0 may be a generally rectangular shape. In the present embodiment, the intermediate portion of the wiring 41A in the first direction has a straight shape extending in the first direction. In the present embodiment, the intermediate portion is a portion excluding the recessed portion 41A0.
  • A width of the intermediate portion of the wiring 41A is, for example, 5 μm or more, preferably 10 μm or more, and for example, 2000 μm or less, preferably 1500 μm or less. The above-described width is the length of the wiring 41A in the second direction.
  • The length in the second direction of each of the two recessed portions 41A0 is, for example, 1 μm or more, preferably 5 μm or more, and for example, 750 μm or less, preferably 500 μm or less. The length in the first direction of each of the two recessed portions 41A0 is, for example, 5 μm or more, preferably 10 μm or more, and for example, 2000 μm or less, preferably 1500 μm or less. A ratio of the length in the first direction of the recessed portion 41A0 to the width of the intermediate portion of the wiring 41A is, for example, 0.0025 or more, preferably 0.01 or more, and for example, 20 or less, preferably 10 or less.
  • In the present embodiment, the wiring 41A includes a first wiring layer 41A1. In the present embodiment, the wiring 41A preferably consists of the first wiring layer 41A1. The first wiring layer 41A1 has the same shape as the wiring 41A when viewed in the thickness direction.
  • The thickness of the first wiring layer 41A1 is, for example, 1 μm or more, preferably 3 μm or more, and for example, 50 μm or less, preferably 30 μm or less.
  • An arrangement, a shape, a layer structure, and a dimension of the wirings 41B, 41C, and 41D are the same as those of the wiring 41A. In the present embodiment, the thickness of the plurality of first wiring layers 41A1, 41B1, 41C1, and 41D1 is the same.
  • 1.4.2 Terminals 42A, 42B, 42C, and 42D
  • The plurality of terminals 42A, 42B, 42C, and 42D correspond to the plurality of wirings 41A, 41B, 41C, and 41D. The plurality of wirings 41A, 41B, 41C, and 41D correspond to the plurality of terminals 42A, 42B, 42C, and 42D. The plurality of terminals 42A, 42B, 42C, and 42D are disposed in one end portion of the wiring circuit board 1 in the first direction. In the present embodiment, the plurality of terminals 42A, 42B, 42C, and 42D are spaced apart from each other in the second direction. The terminals 42A, 42B, 42C, and 42D are disposed in order from one side in the second direction toward the other side.
  • 1.4.2.1 Terminal 42A
  • The terminal 42A is disposed in one end portion in the first direction in one surface of the base insulating layer 3. The terminal 42A protrudes from one end edge 41AE of the wiring 41A in the first direction. Specifically, the terminal 42A protrudes from the one end edge 41AE of the wiring 41A toward one side in the first direction. In the present embodiment, a protruding direction of the terminal 42A corresponds to one side in the first direction. In the present embodiment, the one end edge 41AE of the wiring 41A is located on a line connecting one end edges in the first direction of the two recessed portions 41A0. In the present embodiment, the terminal 42A has a generally rectangular shape when viewed in the thickness direction.
  • The terminal 42A includes the first terminal layer 42A1 and a second terminal layer 42A2. In the present embodiment, the terminal 42A preferably consists of the first terminal layer 42A1 and the second terminal layer 42A2. In the terminal 42A, the first terminal layer 42A1 and the second terminal layer 42A2 are disposed in order toward one side in the thickness direction. Each of the first terminal layer 42A1 and the second terminal layer 42A2 has generally the same shape as the terminal 42A when viewed in the thickness direction.
  • 1.4.2.2 First Terminal Layer 42A1
  • The first terminal layer 42A1 is disposed in the other end portion of the terminal 42A in the thickness direction. The first terminal layer 42A1 is disposed on one surface of the base insulating layer 3 in the thickness direction. The first terminal layer 42A1 is in contact with one surface of the base insulating layer 3.
  • The first terminal layer 42A1 is continuous with the first wiring layer 41A1. The first terminal layer 42A1 is located on the same plane as the first wiring layer 41A1.
  • The first terminal layer 42A1 has the same thickness as the first wiring layer 41A1. Specifically, the thickness of the first terminal layer 42A1 is, for example, 1 μm or more, preferably 3 μm or more, and for example, 50 μm or less, preferably 30 μm or less.
  • 1.4.2.3 Second Terminal Layer 42A2
  • The second terminal layer 42A2 is disposed in one end portion of the terminal 42A in the thickness direction. The second terminal layer 42A2 is disposed on one surface of the first terminal layer 42A1 in the thickness direction. The second terminal layer 42A2 is in contact with one surface of the first terminal layer 42A1. The second terminal layer 42A2 is disposed on the opposite side to the base insulating layer 3 with respect to the first terminal layer 42A1. In the present embodiment, the second terminal layer 42A2 has the same shape as the first terminal layer 42A1 when viewed in the thickness direction.
  • In the present embodiment, when viewed in the thickness direction, an outer shape of the second terminal layer 42A2 matches the outer shape of the first terminal layer 42A1. When viewed in the thickness direction, the outer shape of the second terminal layer 42A2 is allowed to deviate from the outer shape of the first terminal layer 42A1.
  • In the present embodiment, the second terminal layer 42A2 is thicker than the first terminal layer 42A1 from the viewpoint of production process. Specifically, the thickness of the second terminal layer 42A2 is, for example, 2 μm or more, preferably 4 μm or more, and for example, 100 μm or less, preferably 60 μm or less. The ratio of the thickness of the second terminal layer 42A2 to the thickness of the first terminal layer 42A1 is, for example, 1.1 or more, preferably 1.5 or more, more preferably 2 or more, and for example, 10 or less, preferably 7 or less.
  • Although not shown, the second terminal layer 42A2 may have the same thickness as the first terminal layer 42A1.
  • 1.4.2.4 Dimension of Terminal 42A
  • The length of the terminal 42A in the first direction is, for example, 50 μm or more, preferably 100 μm or more, and for example, 2000 μm or less, preferably 1500 μm or less. The length of the terminal 42A in the second direction is, for example, 50 μm or more, preferably 100 μm or more, and for example, 2000 μm or less, preferably 1500 μm or less. In the present embodiment, the length of the terminal 42A in the second direction has the same dimension as the width of the wiring 41A.
  • The volume X of the terminal 42A is not limited as long as it satisfies the ratio (Y/X) to be described next. The volume X of the terminal 42A is, for example, 2.5×103 μm3 or more, preferably 5.0×103 μm3 or more, and for example, 4.0×108 μm3 or less, preferably 1.0×108 μm3 or less. The volume X of the terminal 42A is the total sum of the volume of the first terminal layer 42A1 and the volume of the second terminal layer 42A2.
  • The volume of the first terminal layer 42A1 is obtained by multiplying the thickness of the first terminal layer 42A1 by the area of the first terminal layer 42A1 when viewed in the thickness direction. In the present embodiment, the area of the first terminal layer 42A1 is obtained by multiplying the length of the first terminal layer 42A1 in the second direction by the length of the first terminal layer 42A1 in the first direction.
  • The volume of the second terminal layer 42A2 is obtained by multiplying the thickness of the second terminal layer 42A2 by the area of the second terminal layer 42A2 when viewed in the thickness direction. In the present embodiment, the area of the second terminal layer 42A2 is obtained by multiplying the length of the second terminal layer 42A2 in the second direction by the length of the second terminal layer 42A2 in the first direction.
  • 1.4.2.5 Volume Ratio
  • Then, the ratio (Y/X) of the volume Y of the wiring 41A in a folded region 42AF with respect to the volume X of the terminal 42A described above is 0.1 or more.
  • In a case where the ratio (Y/X) is below 0.1, when a solder (described later) 7 is disposed on one surface of the terminal 42A, and the solder 7 is heated, it is impossible to sufficiently escape the heat transferred to the terminal 42A to the wiring 41A. Therefore, adhesive force at the boundary between the terminal 42A and the base insulating layer 3 decreases. As a result, the terminal 42A is peeled from the base insulating layer 3.
  • The above-described ratio (Y/X) is preferably 0.15 or more, more preferably 0.2 or more, further more preferably 0.5 or more, and for example, 1 or less, preferably below 1, more preferably 0.9 or less, further more preferably 0.8 or less.
  • When the ratio is below the above-described upper limit, it is possible to dispose the wiring 41A for space saving, and to achieve high density of the wiring 41A. In particular, in the present embodiment, since the terminal 42A is multi-layered (two-layered), it is possible to increase the volume X of the terminal 42A, and even when the above-described ratio (Y/X) is decreased, it is possible to achieve the above-described effect.
  • The folded region 42AF is a region when a region of the terminal 42A when viewed in the thickness direction is folded back toward the opposite side in the protruding direction of the terminal 42A with the one end edge 41AE of the wiring 41A as a starting point. In the present embodiment, the opposite side in the protruding direction of the terminal 42A corresponds to the other side in the first direction.
  • In the present embodiment, since the terminal 42A has a generally rectangular shape when viewed in the thickness direction, the folded region 42AF has a generally rectangular shape. In the present embodiment, the folded region 42AF includes the two recessed portions 41A0 when viewed in the thickness direction.
  • In the present embodiment, the volume Y of the wiring 41A in the folded region 42AF is obtained by multiplying the thickness of the first wiring layer 41A1 by the area of the first wiring layer 41A1 included in the folded region 42AF. In the present embodiment, the area of the first wiring layer 41A1 does not include the area of the two recessed portions 41A0.
  • The arrangement, the shape, the layer structure, the dimension, and the ratio of the terminals 42B, 42C, and 42D are the same as those of the terminal 42A. In the present embodiment, the ratio of the volume Y of each of the wirings 41A, 41B, 41C, and 41D in each of the folded regions 42AF, 42BF, 42CF, and 42DF when each region of the plurality of terminals 42A, 42B, 42C, and 42D when viewed in the thickness direction is folded back toward the opposite side in the protruding direction of each of the plurality of terminals 42A, 42B, 42C, and 42D with each of the one end edges 41AE, 41BE, 410E, and 41DE of each of the plurality of wirings 41A, 41B, 41C, and 41D as the starting point with respect to the volume X of each of the plurality of terminals 42A, 42B, 42C, and 42D is 0.1 or more.
  • Further, the ratio of the volume Y of each of the wirings 41A, 41B, 41C, and 41D in each of the folded regions 42AF, 42BF, 42CF, and 42DF with respect to the volume X of each of the plurality of terminals 42A, 42B, 42C, and 42D may be the same, or may be different from each other.
  • In the folded region 42AE, when viewed in the thickness direction, the ratio (β/α) of the area β of the wiring 41A to the area α of the terminal 42A when viewed in the thickness direction may be also below 0.1. Even when the ratio (β/α) of the area is below 0.1, since the ratio (Y/X) of the volume described above is 0.1 or more, it is possible to improve the heat dissipation in the terminal 42A.
  • 1.5 Cover Insulating Layer 5
  • The cover insulating layer 5 is disposed on one surface of the base insulating layer 3 in the thickness direction. As shown in FIG. 2 , the cover insulating layer 5 covers the plurality of wirings 41A, 41B, 41C, and 41D. Specifically, the cover insulating layer 5 is in contact with at least the intermediate portions of the wirings 41A, 41B, 41C, and 41D in the first direction. Examples of the material for the cover insulating layer 5 include insulating resins. Examples of the insulating resin include polyimide resins and epoxy resins. As the insulating resin, preferably, a polyimide resin is used. The thickness of the cover insulating layer 5 is, for example, 1 μm or more, preferably 5 μm or more, and for example, 100 μm or less, preferably 50 μm or less.
  • 1.6 Method for Producing Wiring Circuit Board 1
  • To produce the wiring circuit board 1, first, the base insulating layer 3 is formed on one surface of the metal supporting layer 2.
  • Next, the conductive pattern 4 is formed on one surface of the base insulating layer 3. Examples of a method for forming the conductive pattern 4 include additive methods and subtractive methods. Preferably, an additive method is used. In the present embodiment, the first wiring layer 41A1 and the first terminal layer 42A1 are simultaneously formed on one surface of the base insulating layer 3 using the additive method, and subsequently, the second terminal layer 42A2 is formed on one surface of the first terminal layer 42A1 using the additive method.
  • Subsequently, the cover insulating layer 5 is formed on one surface of the base insulating layer 3.
  • Thus, the wiring circuit board 1 is produced.
  • 1.7 Connection of Wiring Circuit Board 1 to External Device
  • To electrically connect an external device to the wiring circuit board 1, first, the solder 7 is disposed on one surface of each of the terminals 42A, 42B, 42C, and 42D in the thickness direction.
  • Thereafter, an electrode (not shown) of the external device is disposed in the vicinity of the solder 7, and subsequently, the solder 7 is melted by heating. In the heating of the solder 7, for example, a laser is used. The output of the laser at the time of heating is, for example, 0.1 J or more, and for example, 0.3 J or less. When the output is the above-described lower limit or more, it is possible to reliably dispose the solder 7 in the terminal 42A by sufficiently heating the solder 7 in contact with the terminal 42A having a two-layer structure and having excellent heat dissipation.
  • Thus, the melted solder 7 is in contact with a plurality of electrodes. Thus, the terminals 42A, 42B, 42C, and 42D are electrically connected to the external device.
    • 2. Function and Effect of One Embodiment
  • In the wiring circuit board 1, the ratio (Y/X) of the volume Y of the wiring 41A in the folded region 42AF with respect to the volume X of the terminal 42A is as high as 0.1 or more. Therefore, when the solder 7 is disposed on one surface of the terminal 42A, and/or when an electrode of the external device is brought closer to the solder 7, even when the solder 7 is heated at a high temperature, it is possible to sufficiently escape the heat transferred to the terminal 42A to the wiring 41A. Therefore, it is possible to suppress a decrease in the adhesive force at the boundary between the terminal 42A and the base insulating layer 3. As a result, it is possible to suppress peeling of the terminal 42A from the base insulating layer 3.
  • Since the wiring circuit board 1 further includes the metal supporting layer 2 disposed on the other surface of the base insulating layer 3 in the thickness direction, it is possible to escape the heat transferred to the terminal 42A through the solder 7 not only to the wiring 41A but also to the metal supporting layer 2.
  • Further, in the wiring circuit board 1, the ratio of the volume Y of each of the wirings 41A, 41B, 41C, and 41D in each of the plurality of folded regions 42AF, 42BF, 42CF, and 42DF with respect to the volume X of each of the plurality of terminals 42A, 42B, 42C, and 42D is 0.1 or more. Therefore, even when the heat is applied simultaneously to the plurality of terminals 42A, 42B, 42C, and 42D, it is possible to suppress the peeling of each of the plurality of terminals 42A, 42B, 42C, and 42D from the base insulating layer 3.
    • 3. Modified Examples
  • In each modified example below, the same reference numerals are provided for members and steps corresponding to each of those in the above-described one embodiment, and their detailed description is omitted. Further, each modified example can achieve the same function and effect as that of one embodiment unless otherwise specified. Furthermore, one embodiment and each modified example can be appropriately used in combination.
  • In the cross-sectional views of FIGS. 3 to 7 and 12B, in order to clearly understand the shape of the conductive pattern 4, the cover insulating layer 5 is omitted.
  • In the plan views of FIGS. 8 to 12A, in order to clearly understand the shape of the conductive pattern 4, the base insulating layer 3 is omitted.
    • 3.1 First Modified Example
  • As shown in FIG. 3 , in the first modified example, the terminal 42A includes the first terminal layer 42A1 and the second terminal layer 42A2 having the same thickness as one embodiment. Furthermore, in the first modified example, the wiring 41A does not include the first wiring layer 41A1, and includes the second wiring layer 41A2. In the first modified example, the wiring 41A preferably consists of the second wiring layer 41A2.
  • The second wiring layer 41A2 is continuous with the second terminal layer 42A2. One end portion of the second wiring layer 41A2 in the first direction is in contact with the other end surface of the first terminal layer 42A1 in the first direction.
  • In the first modified example, the second wiring layer 41A2 has the same thickness as the second terminal layer 42A2.
    • 3.2 Second Modified Example
  • As shown in FIG. 4 , in the terminal 42A in the second modified example, the first terminal layer 42A1 is thicker than the second terminal layer 42A2. The ratio of the thickness of the first terminal layer 42A1 to the thickness of the second terminal layer 42A2 is the same as the ratio of the thickness of the second terminal layer 42A2 to the thickness of the first terminal layer 42A1 in one embodiment.
    • 3.3 Third Modified Example
  • As shown in FIG. 5 , in the third modified example, the terminal 42A includes the first terminal layer 42A1 and the second terminal layer 42A2 having the same thickness as the second modified example. Furthermore, in the third modified example, the wiring 41A does not include the first wiring layer 41A1, and includes the second wiring layer 41A2. In the third modified example, the wiring 41A preferably consists of the second wiring layer 41A2.
  • The second wiring layer 41A2 is continuous with the second terminal layer 42A2. One end portion of the second wiring layer 41A2 in the first direction is in contact with the other end surface of the first terminal layer 42A1 in the first direction.
  • In the third modified example, the second wiring layer 41A2 has the same thickness as the second terminal layer 42A2.
    • 3.4 Fourth Modified Example
  • As shown in FIG. 6 , in the fourth modified example, the terminal 42A includes the first terminal layer 42A1 and the second terminal layer 42A2 having the same thickness as one embodiment. The wiring 41A further includes the second wiring layer 41A2 in the intermediate portion in the first direction. The second wiring layer 41A2 is disposed on one surface of the first wiring layer 41A1 in the thickness direction. The second wiring layer 41A2 has the same thickness as or different thickness from the second terminal layer 42A2. In the fourth modified example, the second wiring layer 41A2 preferably has the same thickness as the second terminal layer 42A2.
    • 3.5 Fifth Modified Example
  • As shown in FIG. 7 , in the fifth modified example, the terminal 42A includes the first terminal layer 42A1 and the second terminal layer 42A2 having the same thickness as the second modified example. The wiring 41A further includes the second wiring layer 41A2 in the intermediate portion in the first direction. The second wiring layer 41A2 is disposed on one surface of the first wiring layer 41A1 in the thickness direction. The second wiring layer 41A2 has the same thickness as or different thicknesses from the second terminal layer 42A2. In the fourth modified example, the second wiring layer 41A2 preferably has the same thickness as the second terminal layer 42A2.
    • 3.6 Sixth Modified Example
  • As shown in FIG. 8 , the wiring 41A does not have the recessed portion 41A0 (ref: FIG. 1 ). In the sixth modified example, one end portion of the wiring 41A in the first direction has a straight shape extending in the first direction.
    • 3.7 Seventh Modified Example
  • As shown in FIG. 9 , in the seventh modified example, the length of the terminal 42A in the second direction is longer than the width of the wiring 41A. In the seventh modified example, the terminal 42A has a land shape when viewed in the thickness direction. Specifically, in the second direction, both end surfaces of the wiring 41A are located inside from both end surfaces of the terminal 42A.
    • 3.8 Eighth Modified Example
  • As shown in FIG. 10 , in the eighth modified example, the length of the wiring 41A in the second direction is longer than the width of the terminal 42A. Specifically, in the second direction, both end surfaces of the terminal 42A are located inside from both end surfaces of the wiring 41A.
    • 3.9 Ninth Modified Example
  • As shown in FIG. 11 , in the ninth modified example, the length of the wiring 41A in the second direction is longer than the width of the terminal 42A, and the wiring 41A does not have the recessed portion 41A0 (ref: FIG. 1 ).
    • 3.10 Tenth Modified Example
  • As shown in FIGS. 12A and 12B, in the tenth modified example, the wiring 41A includes the first wiring layer 41A1 and the second wiring layer 41A2 in one end portion and the intermediate portion in the first direction.
  • In the tenth modified example, as in one embodiment, the first wiring layer 41A1 is continuous with the first terminal layer 42A1. The second wiring layer 41A2 is continuous with the second terminal layer 42A2. Each of the two recessed portions 41A0 in the first wiring 41A has a generally rectangular shape when viewed in the thickness direction.
  • In the tenth modified example, the one end edge 41AE of the wiring 41A in the first direction is defined by a line connecting one end edges of the two recessed portions 41A0.
    • 3.11 Eleventh Modified Example
  • Although not shown, the wiring circuit board 1 of the eleventh modified example does not include the metal supporting layer 2.
  • One embodiment is preferable as compared with the eleventh modified example. Since the wiring circuit board 1 of one embodiment further includes the metal supporting layer 2 disposed on the other surface of the base insulating layer 3 in the thickness direction, it is possible to escape the heat transferred to the terminal 42A not only to the wiring 41A but also to the metal supporting layer 2.
    • 3.12 Twelfth Modified Example
  • Although not shown, in the wiring circuit board 1 of the twelfth modified example, the conductive pattern 4 includes the wiring 41A and the terminal 42A having the above-described volume ratio (Y/X) of 0.1 or more. In the twelfth modified example, the wiring circuit board 1 includes another conductive pattern including a wiring and a terminal. In the twelfth modified example, the wiring and the terminal in the other conductive pattern have the above-described volume ratio (Y/X) of below 0.1.
  • One embodiment is preferable as compared with the twelfth modified example.
  • In the twelfth modified example, when the heat is applied simultaneously to the above-described terminal 42A and the terminal in the other conductive pattern, it is impossible to suppress the peeling of the other terminal from the base insulating layer 3, while it is possible to suppress the peeling of the terminal 42A from the base insulating layer 3.
  • On the other hand, in the wiring circuit board 1 of one embodiment, the ratio of the volume Y of each of the wirings 41A, 41B, 41C, and 41D in each of the folded regions 42AF, 42BF, 42CF, and 42DF with respect to the volume X of each of the plurality of terminals 42A, 42B, 42C, and 42D is 0.1 or more. Therefore, even when the heat is applied simultaneously to the plurality of terminals 42A, 42B, 42C, and 42D, it is possible to suppress the peeling of each of the plurality of terminals 42A, 42B, 42C, and 42D from the base insulating layer 3.
    • 3.13 Thirteenth Modified Example
  • As shown in FIGS. 13A to 13C, the plurality of terminals 42A, 42B, 42C, and 42D may be defined as a portion exposed from the cover insulating layer 5 in the conductive pattern 4. For example, the cover insulating layer 5 has a plurality of opening portions 51A, 51B, 51C, and 51D. In FIGS. 13A to 13C, the plurality of opening portions 51B, 51C, and 51D are not shown. Each of the plurality of opening portions 51A, 51B, 51C, and 51D penetrates through the cover insulating layer 5 in the thickness direction. Each of the plurality of terminals 42A, 42B, 42C, and 42D is disposed inside each of the plurality of opening portions 51A, 51B, 51C, and 51D.
  • The cover insulating layer 5 covers a portion around the terminal layer 42 in the conductive pattern 5. In the thirteenth modified example, the second terminal layer 42A2 is smaller than the first terminal layer 42A1. The cover insulating layer 5 covers a portion around the first terminal layer 42A1 in the conductive pattern 4. The above-described surrounding portion includes the first wiring layer 41A1.
    • EXAMPLES
  • Next, the present invention is further described based on Examples and Comparative Example below. The present invention is however not limited by these Examples and Comparative Example. The specific numerical values in mixing ratio (content ratio), property value, and parameter used in the following description can be replaced with upper limit values (numerical values defined as “or less” or “below”) or lower limit values (numerical values defined as “or more” or “above”) of corresponding numerical values in mixing ratio (content ratio), property value, and parameter described in the above-described “DESCRIPTION OF EMBODIMENTS”.
    • Example 1
  • As shown in FIGS. 1 and 2 , the wiring circuit board 1 corresponding to one embodiment and including the conductive pattern 4 having a volume ratio (Y/X) and a dimension described in Table 1 was prepared.
    • Example 2
  • As shown in FIG. 3 , the wiring circuit board 1 corresponding to the first modified example and including the conductive pattern 4 having a volume ratio (Y/X) and a dimension described in Table 1 was prepared.
    • Example 3
  • As shown in FIG. 9 , the wiring circuit board 1 corresponding to the seventh modified example and including the conductive pattern 4 having a volume ratio (Y/X) and a dimension described in Table 1 was prepared.
    • Comparative Example 1
  • As shown in FIG. 14 , the wiring circuit board 1 including the conductive pattern 4 having a volume ratio (Y/X) and a dimension described in Table 1 was prepared.
  • <Peeling Test>
  • The solder 7 was disposed on one surface of the terminal 42A. At this time, the solder 7 was heated using a laser having the output of 0.15 J.
  • Thereafter, the shearing force along the first direction was applied to the terminal 42A using a blade so as to be peeled on the interface between the terminal 42A and the base insulating layer 3. The shearing force was 4.9 N.
  • As a result, in Comparative Example 1, the terminal 42A was peeled from the base insulating layer 3.
  • On the other hand, in Examples 1, 2, and 3, each of the terminals 42A was not peeled from the base insulating layer 3.
  • The results of the peeling test described above and the volume ratio (Y/X) were described in Table 1.
  • TABLE 1
    Comparative
    Dimension Ex. 1 Ex. 2 Ex. 3 Ex. 1
    Terminal Length in First Direction (μm) 300 300 300 300
    Length in Second Direction (μm) 300 300 300 300
    Thickness of First Terminal Layer (μm) 10 10 10 10
    Thickness of Second Terminal Layer (μm) 20 20 20 20
    Volume X (μm3) 2700000 2700000 2700000 2700000
    Wiring in Length in First Direction (μm) 300 300 300 300
    Folded Width of Intermediate Portion (μm) 300 300 180 65
    Region Thickness of First Wiring Layer (μm) 10 — 10 10
    Thickness of Second Wiring Layer (μm) — 20 — —
    Diameter of Recessed Portion (μm2) 150 150 — —
    Opening Area of Recessed Portion (μm2) 8836 8836 — —
    Area of Wiring (μm2) 81164 81164 54000 19500
    Volume Y (μm3) 811643 1623285 540000 195000
    Volme Ratio (Y/X) 0.30 0.60 0.20 0.07
    Correspondence Figure FIGS. 1 and 2 FIG. 3 FIG. 9 FIG. 14
    Peeling Test Absence Absence Absence Presence
    of Peeling of Peeling of Peeling of Peeling
  • While the illustrative embodiments of the present invention are provided in the above description, such is for illustrative purpose only and it is not to be construed as limiting the scope of the present invention. Modification and variation of the present invention that will be obvious to those skilled in the art is to be covered by the following claims.
    • DESCRIPTION OF REFERENCE NUMERALS
      • 1 Wiring circuit board
      • 2 Metal supporting layer
      • 4 Conductive pattern
      • 41A, 41B, 41C, 41D Wiring
      • 41A1, 41B1, 41C1, 41D1 First wiring layer
      • 41A2 Second wiring layer
      • 41AE, 41BE, 410E, 41DE One end edge
      • 42A, 42B, 42C, 42D Terminal
      • 42A1 First terminal layer
      • 42A2 Second terminal layer
      • 42AF, 42BF, 42CF, 42DF Folded region
      • X Volume of wiring
      • Y Volume of terminal

Claims (8)

1. A wiring circuit board comprising:
an insulating layer, and
a conductive pattern disposed on one surface of the insulating layer in a thickness direction, wherein
the conductive pattern includes
a wiring, and
a terminal protruding from one end edge of the wiring;
the terminal includes
a first terminal layer disposed on one surface of the insulating layer in the thickness direction, and
a second terminal layer disposed on one surface of the first terminal layer in the thickness direction; and
a ratio (Y/X) of the volume Y of the wiring in a folded region of the terminal when viewed in the thickness direction with respect to the volume X of the terminal is 0.1 or more, the folded region being folded back toward the opposite side in a protruding direction of the terminal with the one end edge of the wiring as a starting point.
2. The wiring circuit board according to claim 1, wherein
the wiring consists of a first wiring layer continuous with the first terminal layer or a second wiring layer continuous with the second terminal layer.
3. The wiring circuit board according to claim 1 further comprising:
a metal supporting layer disposed on the other surface of the insulating layer in the thickness direction.
4. The wiring circuit board according to claim 2 further comprising:
a metal supporting layer disposed on the other surface of the insulating layer in the thickness direction.
5. The wiring circuit board according to claim 1, wherein
the conductive pattern includes
a plurality of wirings spaced apart from each other, and
a plurality of terminals corresponding to the plurality of wirings, each of the terminals protruding from one end edge of each of the plurality of wirings;
each of the plurality of terminals includes the first terminal layer and the second terminal layer; and
a ratio (Y/X) of the volume Y of the wiring in each of a plurality of folded regions when each region of the plurality of terminals when viewed in the thickness direction is folded back toward the opposite side in the protruding direction of each terminal with the one end edge of each of the plurality of wirings as the starting point with respect to the volume X of each of the plurality of terminals is 0.1 or more.
6. The wiring circuit board according to claim 2, wherein
the conductive pattern includes
a plurality of wirings spaced apart from each other, and
a plurality of terminals corresponding to the plurality of wirings, each of the terminals protruding from one end edge of each of the plurality of wirings;
each of the plurality of terminals includes the first terminal layer and the second terminal layer; and
a ratio (Y/X) of the volume Y of the wiring in each of a plurality of folded regions when each region of the plurality of terminals when viewed in the thickness direction is folded back toward the opposite side in the protruding direction of each terminal with the one end edge of each of the plurality of wirings as the starting point with respect to the volume X of each of the plurality of terminals is 0.1 or more.
7. The wiring circuit board according to claim 1, wherein
the ratio (Y/X) is below 1.
8. The wiring circuit board according to claim 2, wherein
the ratio (Y/X) is below 1.
US18/315,878 2022-05-19 2023-05-11 Wiring circuit board Pending US20230380058A1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2022082270 2022-05-19
JP2022-082270 2022-05-19
JP2022-182687 2022-11-15
JP2022182687A JP2023171201A (en) 2022-05-19 2022-11-15 wiring circuit board

Publications (1)

Publication Number Publication Date
US20230380058A1 true US20230380058A1 (en) 2023-11-23

Family

ID=88791311

Family Applications (1)

Application Number Title Priority Date Filing Date
US18/315,878 Pending US20230380058A1 (en) 2022-05-19 2023-05-11 Wiring circuit board

Country Status (3)

Country Link
US (1) US20230380058A1 (en)
KR (1) KR20230161888A (en)
TW (1) TW202402106A (en)

Also Published As

Publication number Publication date
TW202402106A (en) 2024-01-01
KR20230161888A (en) 2023-11-28

Similar Documents

Publication Publication Date Title
US9312588B2 (en) High-frequency signal transmission line
US6653572B2 (en) Multilayer circuit board
EP2525634A1 (en) Substrate and method of manufacturing substrate
JP6841342B2 (en) Resin multilayer board, electronic components and their mounting structure
US9743511B1 (en) Rigid flex circuit board
US7835139B2 (en) Solid electrolytic capacitor
US20240312895A1 (en) Power module and vehicle-mounted power circuit
US20230380058A1 (en) Wiring circuit board
JP2006310277A (en) Chip type fuse
JP2019021863A (en) Multilayer substrate
TW201405591A (en) Over-current protection device
US11291110B2 (en) Resin substrate and electronic device
CN101567325B (en) Method for counteracting electromigration
TWI693005B (en) Multilayer circuit board and method of manufacturing the same
CN108353498A (en) The manufacturing method of substrate and substrate
US20150022288A1 (en) High-frequency signal line
US12063738B2 (en) Multilayer substrate and method for manufacturing same
US20180062290A1 (en) Substrate terminal-equipped printed circuit board
JP2023171201A (en) wiring circuit board
WO2021006324A1 (en) Flexible printed wiring board and battery wiring module
US20220386459A1 (en) Wiring circuit board and producing method thereof
US20220151072A1 (en) Composite printed wiring board and method of manufacturing the same
TWI853677B (en) Flexible circuit board and method for fabricating the same
US12082352B2 (en) Flexible circuit board
US11876364B2 (en) Multilayer electronic components with soldered through holes

Legal Events

Date Code Title Description
STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

AS Assignment

Owner name: NITTO DENKO CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MATSUI, HIDEKI;SHIBATA, NAOKI;SASAOKA, RYOSUKE;SIGNING DATES FROM 20230419 TO 20230424;REEL/FRAME:064017/0952