US20230223324A1 - Devices with conductive or magnetic nanowires for localized heating and connection - Google Patents
Devices with conductive or magnetic nanowires for localized heating and connection Download PDFInfo
- Publication number
- US20230223324A1 US20230223324A1 US18/151,250 US202318151250A US2023223324A1 US 20230223324 A1 US20230223324 A1 US 20230223324A1 US 202318151250 A US202318151250 A US 202318151250A US 2023223324 A1 US2023223324 A1 US 2023223324A1
- Authority
- US
- United States
- Prior art keywords
- nanowires
- nanodevices
- magnetic
- porous substrate
- solder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000002070 nanowire Substances 0.000 title claims abstract description 316
- 230000005291 magnetic effect Effects 0.000 title claims abstract description 279
- 238000010438 heat treatment Methods 0.000 title description 64
- 239000000758 substrate Substances 0.000 claims abstract description 164
- 229910000679 solder Inorganic materials 0.000 claims abstract description 156
- 239000002105 nanoparticle Substances 0.000 claims abstract description 119
- 239000011148 porous material Substances 0.000 claims abstract description 106
- 230000004044 response Effects 0.000 claims abstract description 31
- 238000000034 method Methods 0.000 claims description 61
- 239000004020 conductor Substances 0.000 claims description 18
- 239000000203 mixture Substances 0.000 claims description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 12
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 12
- 229910052710 silicon Inorganic materials 0.000 claims description 12
- 239000010703 silicon Substances 0.000 claims description 12
- 239000010949 copper Substances 0.000 claims description 9
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 8
- 229910052802 copper Inorganic materials 0.000 claims description 8
- 239000010931 gold Substances 0.000 claims description 7
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 6
- 229910052737 gold Inorganic materials 0.000 claims description 6
- 239000011135 tin Substances 0.000 claims description 5
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 4
- 229910052787 antimony Inorganic materials 0.000 claims description 4
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 claims description 4
- 229910052738 indium Inorganic materials 0.000 claims description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 4
- 229910052709 silver Inorganic materials 0.000 claims description 4
- 239000004332 silver Substances 0.000 claims description 4
- 229910052718 tin Inorganic materials 0.000 claims description 4
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 claims description 3
- 229910052725 zinc Inorganic materials 0.000 claims description 3
- 239000011701 zinc Substances 0.000 claims description 3
- 239000000463 material Substances 0.000 description 42
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 18
- 229910052751 metal Inorganic materials 0.000 description 18
- 239000002184 metal Substances 0.000 description 18
- 238000012512 characterization method Methods 0.000 description 15
- 238000000151 deposition Methods 0.000 description 14
- 239000000696 magnetic material Substances 0.000 description 14
- 238000010586 diagram Methods 0.000 description 13
- 238000005259 measurement Methods 0.000 description 11
- 239000002086 nanomaterial Substances 0.000 description 10
- 230000005415 magnetization Effects 0.000 description 9
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 7
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 7
- 229910044991 metal oxide Inorganic materials 0.000 description 7
- 150000004706 metal oxides Chemical class 0.000 description 7
- 229910052782 aluminium Inorganic materials 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 5
- 238000004070 electrodeposition Methods 0.000 description 5
- 230000008018 melting Effects 0.000 description 5
- 238000002844 melting Methods 0.000 description 5
- 150000002739 metals Chemical class 0.000 description 5
- 230000000903 blocking effect Effects 0.000 description 4
- 239000010941 cobalt Substances 0.000 description 4
- 230000008878 coupling Effects 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 4
- 238000005859 coupling reaction Methods 0.000 description 4
- 238000007743 anodising Methods 0.000 description 3
- 238000003491 array Methods 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 229910000889 permalloy Inorganic materials 0.000 description 3
- 229910000531 Co alloy Inorganic materials 0.000 description 2
- 229910000640 Fe alloy Inorganic materials 0.000 description 2
- 229910000990 Ni alloy Inorganic materials 0.000 description 2
- 238000010521 absorption reaction Methods 0.000 description 2
- 238000004630 atomic force microscopy Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 230000005294 ferromagnetic effect Effects 0.000 description 2
- SZVJSHCCFOBDDC-UHFFFAOYSA-N ferrosoferric oxide Chemical compound O=[Fe]O[Fe]O[Fe]=O SZVJSHCCFOBDDC-UHFFFAOYSA-N 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 239000012528 membrane Substances 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 239000000523 sample Substances 0.000 description 2
- 239000000725 suspension Substances 0.000 description 2
- 230000005653 Brownian motion process Effects 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000005537 brownian motion Methods 0.000 description 1
- 125000003178 carboxy group Chemical group [H]OC(*)=O 0.000 description 1
- -1 conductive metals Chemical class 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- 230000005496 eutectics Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 238000010952 in-situ formation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- LIKBJVNGSGBSGK-UHFFFAOYSA-N iron(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Fe+3].[Fe+3] LIKBJVNGSGBSGK-UHFFFAOYSA-N 0.000 description 1
- JEIPFZHSYJVQDO-UHFFFAOYSA-N iron(III) oxide Inorganic materials O=[Fe]O[Fe]=O JEIPFZHSYJVQDO-UHFFFAOYSA-N 0.000 description 1
- 238000000707 layer-by-layer assembly Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 239000002073 nanorod Substances 0.000 description 1
- 239000002077 nanosphere Substances 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000031070 response to heat Effects 0.000 description 1
- 238000001878 scanning electron micrograph Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 1
- 229910000859 α-Fe Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
- H01R12/50—Fixed connections
- H01R12/51—Fixed connections for rigid printed circuits or like structures
- H01R12/52—Fixed connections for rigid printed circuits or like structures connecting to other rigid printed circuits or like structures
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/145—Arrangements wherein electric components are disposed between and simultaneously connected to two planar printed circuit boards, e.g. Cordwood modules
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0014—Shaping of the substrate, e.g. by moulding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3494—Heating methods for reflowing of solder
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/368—Assembling printed circuits with other printed circuits parallel to each other
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
- H05K3/424—Plated through-holes or plated via connections characterised by electroplating method by direct electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/13118—Zinc [Zn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/1312—Antimony [Sb] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/8122—Applying energy for connecting with energy being in the form of electromagnetic radiation
- H01L2224/81222—Induction heating, i.e. eddy currents
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10378—Interposers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0723—Electroplating, e.g. finish plating
Definitions
- the disclosure relates to heating and conductive devices.
- a challenge in scaling electronics from microscale to nanoscale is increased resistivity of interconnects. Electrons that carry information in microelectronic systems experience scattering due to thermal perturbations in the atomic space that they traverse. This scattering increases dramatically as electronics scale down to nano dimensions, as the electrons are more likely to collide with interconnect sidewalls.
- a device includes a porous substrate and nanowires dispersed in pores of the porous substrate.
- the pores of the porous substrate may have a small diameter, such as less than about 20 nanometers, and a relatively narrow size distribution.
- the porous substrate may function as a platform for forming the nanowires and positioning the nanowires relative to a surface of the device.
- the nanowires may be electrodeposited in the pores, resulting in relatively low resistivity nanowires having a corresponding small diameter and small size, orientation, and spacing distribution.
- the pores may further include solder nanodots at the surface of the nanowires having correspondingly small dimensions.
- the location of the nanowires in the porous substrate may be controlled by depositing and growing the porous substrate on particular portions of a base substrate, such as a patterned electrode, selectively applying photoresist or other blocking material to close off particular pores or groups of pores, and growing the nanowires in the remaining open pores.
- a base substrate such as a patterned electrode
- the device may include nanowires having relatively low resistivity and present at particular locations, such that the nanowires are capable of functioning as interconnects between electronic devices.
- the device may be configured to form nanodevices for characterization for or use in other systems.
- multilayered nanodevices may be formed in the pores of the porous substrate by sequentially depositing different materials in the pores of the porous substrate.
- a nanodevice may include a nanowire and magnetic ends on the nanowire. When dispersed across a surface, the magnetic ends may aid in alignment of the nanodevice, such as between different electrodes for measuring electrical properties of the nanodevice.
- a nanodevice may include ferromagnetic and conductive layers that form magnetoresistive elements. In these various ways, a porosity of the porous substrates may be utilized to form relatively small nanodevices.
- the device may be configured with magnetic nanowires to provide local heating of electronic nanostructures using alternating magnetic fields.
- the magnetic nanowires When exposed to an alternating magnetic field, the magnetic nanowires convert electromagnetic energy to heat due to internal friction within the magnetic nanowires created by the alternating magnetic current.
- Various physical and material properties of the magnetic nanowires such as a small diameter, high aspect ratio, and high magnetic anisotropic, characterize a corresponding hysteresis loop that enables relatively fast heating of the magnetic nanowires.
- the heat generated by the magnetic nanowires may be used for a variety of applications.
- the heat generated from the device may be used to connect the device to another electronic device through reflow and subsequent electrical connection to solder.
- the magnetic nanowires may transfer the heat to solder nanoparticles positioned above the magnetic nanowires at the surface of the device to selectively reflow the solder nanoparticles without the use a solder oven.
- the solder nanoparticles on the magnetic nanowires may extend from a surface of the device to contact a contact pad or other connector of the electronic device. Such contact may be used to connect nanodevices to devices having substantially larger size and/or complexity, thereby enabling devices of multiple different scales to be directly coupled together.
- the heat generated from the device may be digitized to discretely connect the device to other electronic devices or groups of electronic devices.
- An alternating magnetic field may be characterized by a field amplitude and a frequency.
- a particular nanowire may only generate heat in response to a magnetic field once a switching threshold magnetic field amplitude has been reached.
- a magnetic field having the threshold magnetic field amplitude when applied to the nanowire, may cause the nanowire to exhibit digital heating between an “on” state and an “off” state as that particular nanowire is switched while other nanowires are not switched.
- the heat produced by that particular nanowire will be proportional to the frequency of the alternating magnetic field.
- the device may include nanowires having different compositions, diameters, and shapes that are characterized by different threshold magnetic field amplitudes.
- a first nanowire in the device may exhibit digital heating between “on” state and an “of” state in response to a magnetic field having a first threshold magnetic field amplitude being applied to the first nanowire
- a second nanowire in the device may exhibit digital heating between “on” state and an “of” state in response to a magnetic field having a second threshold magnetic field amplitude being applied to the second nanowire.
- the device may enable tiered heating of nanowires or groups of nanowires based on an amplitude of the alternating magnetic field.
- a high amplitude magnetic field may be used to heat a first set of nanowires having a high threshold magnetic field amplitude, along with a second set of nanowires having a low threshold magnetic field amplitude, to connect a first set of devices to the first set of nanowires.
- a low amplitude magnetic field may be used to heat the second set of nanowires, without heating the first set of nanowires, to connect a second set of devices to the second set of nanowires.
- the heat generated from the device may be used to position and probe nanodevices positioned on the surface of the device.
- nanodevices may be spread across the surface of the device and selectively probed to measure electrical properties of the nanodevices.
- the heat generated from the device may reflow solder nanodots on the nanowires in the device, such that the solder contacts and provides robust electrical connections between the conductive nanowires and the nanodevices.
- portions of the nanodevices may be temporarily or permanently magnetized to “click” the nanodevices into place on the surface of the device and ensure contact between the nanodevices and the magnetic nanowires.
- thermal properties of the magnetic nanowires may be exploited to generate heat and utilize the heat for a variety of purposes in nano- or micro-devices.
- FIG. 1 is a schematic conceptual diagram illustrating an example system according to techniques described herein.
- FIGS. 2 A and 2 B are schematic conceptual diagrams illustrating example devices according to techniques described herein.
- FIGS. 3 A- 3 C are schematic conceptual diagrams illustrating example electronic systems according to techniques described herein.
- FIG. 4 A is a schematic conceptual diagram illustrating an example nanodevice characterization system according to techniques described herein.
- FIG. 4 B is a flowchart illustrating example characterization of a nanodevice according to techniques described herein.
- FIG. 5 is a flowchart illustrating example formation of a device according to techniques described herein.
- FIGS. 6 A- 6 D are schematic conceptual diagrams illustrating example formation of a heating device according to techniques described herein.
- FIG. 7 A- 7 E are schematic conceptual diagrams illustration example formation of an electronic device according to techniques described herein.
- FIG. 8 A is a schematic perspective view diagram of a breadboard used as a characterization system for nanodevices according to techniques described herein.
- FIG. 8 B is an SEM image of nanoporous aluminum oxide into which magnetic nanowires may be grown, according to techniques described herein.
- FIG. 8 C is as SEM cross-section image of nanowires grown in a silicon substrate according to techniques described herein.
- FIG. 9 A is a graph of an example hysteresis loop for 8 micrometer nickel nanowires in an aluminum oxide membrane parallel and perpendicular to an applied magnetic field according to techniques described herein.
- FIG. 9 B is a graph of example hysteresis loops for nickel nanowires having different diameters and different cross-section shapes.
- FIG. 9 C is a graph of example heating curves for 8 micrometer Co 35 Fe 65 nanowires at various densities, alignments, and magnetic fields according to techniques described herein.
- FIG. 10 is an example graph of hysteresis loops of two different nanowires according to techniques described herein.
- FIG. 11 is a graph of example hysteresis loops for 50 nanometer cobalt, iron, nickel, and permalloy nanowires according to techniques described herein.
- This disclosure describes electronic nanostructures, including fabrication of low resistivity, highly controllable electronic nanostructures and local heating of electronic nanostructures using alternating magnetic fields.
- FIG. 1 is a schematic conceptual diagram illustrating an example system 100 according to techniques described herein.
- System 100 includes device 102 .
- Device 102 includes a porous substrate 108 that includes a plurality of pores 110 .
- the plurality of pores 110 may extend from a bottom surface of porous substrate 108 to a top surface 112 of porous substrate 108 .
- the bottom surface of porous substrate 108 may be coupled to another substrate, such as a heat sink, patterned electrode, or other substrate configured to thermally or electrically interface with device 102 .
- porous substrate 108 may be configured to couple to an electronic device.
- porous substrate 108 may be directly coupled to an electronic device, or may be coupled indirectly through an adhesive.
- the plurality of pores 110 of porous substrate 108 may function as a template for both forming electronic and/or thermal nanostructures of device 102 and positioning (e.g., aligning, orienting, and spacing) the electronic and/or thermal structures with respect to a surface of porous substrate 108 and other electronic and/or thermal nanostructures.
- a diameter of the nanowires, and corresponding a diameter of the plurality of pores 110 may be selected based on heating requirements and fabrication circumstances, such as lowest fabrication complexity and lowest integration complexity.
- the plurality of pores 110 may be relatively small, such as less than about 200 nanometers, and may be substantially aligned normal to a surface of porous substrate 108 . In some examples, the plurality of pores 110 may be very small, such as less than about 20 nanometers.
- the electronic and/or thermal nanostructures of device 102 include a plurality of nanowires 114 dispersed in at least a portion of the plurality of pores 110 . While the nanostructures described herein are referred to as nanowires, in other examples, nanorods or nanospheres may be used.
- the plurality of nanowires 114 may conduct electricity between the bottom surface of porous substrate 108 and top surface 112 of porous substrate 108 and/or generate and deliver heat to top surface 112 of porous substrate 108 .
- the plurality of pores 110 of porous substrate 108 may function as a template for forming the plurality of nanowires 114 within the plurality of pores 110 , such that the plurality of nanowires 114 may have similar dimensions (e.g., diameters and, optionally, lengths) as the plurality of pores 110 .
- the plurality of nanowires 114 have an average diameter less than about 20 nanometers.
- the plurality of nanowires 114 may have relatively low resistivity, such as nearly bulk resistivity of the material of the plurality of nanowires 114 .
- device 102 is a connection device or layer configured to electrically connect and transmit electrical signals between surfaces of device 102 .
- the plurality of nanowires 114 may be interconnects configured to electrically connect a microchip or other electronic device to another electronic device.
- the electronic and/or thermal nanostructures may include both the plurality of nanowires 114 and a plurality of solder nanodots formed on the plurality of nanowires 114 for reflowing and connecting to other devices.
- device 102 is a template device configured to form electronic nanodevices for removal from porous substrate 108 and use in other systems.
- device 102 may be configured to form the plurality of nanowires 114 as multilayer nanodevices in the plurality of pores 110 by sequential deposition of materials in the plurality of pores 110 to form the multilayer nanodevices, enabling measurement of material properties of the multilayer nanodevices.
- the multilayer nanodevices may include magnetic ends for orienting the multilayer nanodevices on a measurement breadboard, or may include a form of a nanodevice (e.g., nanowire) that may be relatively simple to measure on the measurement breadboard.
- device 102 is a heating device configured to generate and distribute heat to one or more surfaces or materials.
- system 100 may include a magnetic device 104 and a controller 106 .
- Magnetic device 104 is configured to generate an alternating magnetic field have a corresponding magnitude and frequency.
- Controller 106 is configured to control magnetic device 104 to generate the alternating magnetic field.
- controller 106 may be configured to receive input from an operator regarding one or more parameters of magnetic device 104 and send control signals to magnetic device 104 to produce an alternating magnetic field having the parameters.
- device 102 may be configured to generate heat in response to the alternating magnetic field from magnetic device 104 .
- the plurality of nanowires 114 include a magnetic material and are configured to generate heat in response to an alternating magnetic field. As will be described further in FIGS. 2 A and 2 B below, various thermal properties of the plurality of nanowires 114 , such as magnetic anisotropy, may be configured for particular heating rates in response to the alternating magnetic field.
- Heating devices described herein may be used in a variety of applications.
- heating devices may be used to transfer heat to tissues, such as cryopreserved tissues.
- heating devices may heat relatively quickly (e.g., greater than about 50K/s), such that cryopreserved tissues may be reheated with reduced degradation of the tissue, and may enable a wider range of frequencies for heating.
- heating devices may be used to transfer heat to other materials for use with nano- or micro-devices.
- heating devices may enable directed reflow of solder for sequential device connections by subsequent localized heating. Current reflow practices may utilize global heating using non-optimal solders to vary eutectic temperatures for sequential device connections. In contrast, heating device using localized heating to reflow solder may use stronger, improved solders.
- FIGS. 2 A and 2 B are conceptual diagrams illustrating example devices 200 A and 200 B (“devices 200 ”) that include a porous substrate 210 and a plurality of nanodevices 202 A and 202 B (“nanodevices 202 ”) dispersed in the plurality of pores of porous substrate 210 , such as described in device 102 of FIG. 1 .
- the plurality of nanodevices 202 include a plurality of nanowires 204 A and 204 B (“nanowires 204 ”) configured to conduct electricity.
- nanodevices 202 are configured to both generate heat and use the heat to form an electrical connection with another device or structure.
- the plurality of nanowires 204 are configured to generate heat in response to an alternating magnetic field.
- AMF alternating magnetic field
- magnetic nanowires 204 convert electromagnetic energy from the AMF into heat, such as through Neel relaxation and, if magnetic nanowires 204 are in suspension, Brownian motion.
- the heat generated by magnetic nanowires 204 in the AMF increases with a frequency (f) and a field amplitude (H) of the AMF, such as may be controlled by a controller, such as controller 106 of FIG. 1 .
- a controller such as controller 106 of FIG. 1 .
- the energy per gram generated by magnetic nanowires 204 in each cycle can be written as Equation 1 below:
- FIG. 9 A is a graph of the applied magnetic field vs the magnetization illustrating full hysteresis loops for gold (Au) tipped 8 micrometer ( ⁇ m) nickel (Ni) nanowires oriented parallel or perpendicular to an applied magnetic field.
- the characteristic points are indicated, namely the saturation magnetization (M s ), the remnant magnetization (M R ) at 0 applied field, the coercive magnetic field (H c ) needed to demagnetize the sample, and the anisotropy field (H K ) which is the field required to fully align the magnetization in a given direction.
- Equation 3 the maximum energy per gram
- Equation 3 can be simplified as Equation 4 below:
- the magnetic anisotropy of the plurality of magnetic nanowires 204 has an important role in determining the heating properties of the magnetic nanowires 204 .
- Properties of the plurality of magnetic nanowires 204 that may influence magnetic anisotropy may include crystallographic, shape, interfaces, and magnetoelasticity.
- various properties, such as a shape, size, and material composition, of the plurality of magnetic nanowires 204 may be configured to increase the heating efficiency of the plurality of magnetic nanowires 204 .
- the plurality of magnetic nanowires 204 may be dimensioned for improved hysteresis loops to achieve increased heating for a particular magnetic field amplitude and frequency.
- magnetic nanowires 204 may be configured with a relatively high length-to-diameter aspect ratio, such that the shape anisotropy dominates the magnetic performance.
- the plurality of magnetic nanowires 204 may have an average diameter between about 10 nanometers and about 200 nanometers.
- the plurality of magnetic nanowires 204 may have an average length between about 1 micrometer and about 100 micrometers.
- the shape of tips of the magnetic nanowires 204 may be configured to enhance or reduce the coercivity, as the shape of the tips of the magnetic nanowires may control a magnetization reversal mechanism.
- a coercivity of the plurality of magnetic nanowires 204 may be configured to be less than the magnetic field amplitude to ensure switching of the plurality of magnetic nanowires 204 every cycle. For example, while a large saturation moment may increase a height of the hysteresis loop (e.g., see M S in FIG. 9 A ), an amplitude of the applied magnetic field may be limited, especially when switching at higher frequencies.
- the plurality of magnetic nanowires 204 may be configured to deliver heat differently from particular magnetic nanowires 204 , such that different magnetic nanowires 204 may be heated at different rates.
- sequential reflow steps can be controlled by controller 106 by applying the magnetic field to induce different degrees of heating and/or expansion.
- FIG. 9 B is a graph of an example hysteresis loop for 8 micrometer nickel nanowires in an aluminum oxide membrane parallel and perpendicular to an applied magnetic field, and illustrates preliminary results for simulations of six different types of nickel magnetic nanowires, in which coercivity was engineered to match various AMF amplitudes.
- the plurality of magnetic nanowires 204 may be configured with a composition having a relatively high specific absorption rate.
- the specific absorption rate (SAR) may represent a rate of heating in response to a particular applied magnetic field, and may be calculated from a plot of temperature versus time during heating of a solution or tissue of interest.
- FIG. 9 C is a graph of example heating curves for 8 micrometer Co 35 Fe 65 nanowires at various densities, alignments, and magnetic fields.
- the SAR may be between about 500 W/g and about 2000 W/g.
- Compositions that may be used for the plurality of magnetic nanowires may include, but are not limited to, nickel (Ni), cobalt (Co), iron (Fe), iron (III) oxide (Fe 3 O 4 ), cobalt ferrite (Co 35 Fe 65 ), and the like.
- the plurality of magnetic nanowires may be coated.
- the plurality of magnetic nanowires 204 may be coated with PEG or other biological molecules to improve biocompatibility, buoyancy, and dispersibility in biomedical applications.
- the magnetic nanowires 204 may be coated with HS-PEG-COOH, such as on gold surfaces, or dopamide-PEG, such as on Co 35 Fe 65 , Fe, Co, or Ni surfaces.
- the plurality of magnetic nanowires 204 may include metals having a relatively high thermal conductivity.
- a thermal conductivity of may be between about 80 W/m/K and about 350 W/m/K.
- a thermal conductivity of porous substrate 108 may be less than the thermal conductivity of the plurality of magnetic nanowires 204 .
- the thermal conductivity of porous substrate 108 may be less than about 50 W/m/K.
- the plurality of nanowires 114 may function as heat fins to transfer heat through heating device 100 to surface 112 of heating device 100 .
- the plurality of nanodevices 202 may be configured for efficient heating of the tips of the plurality of magnetic nanowires 204 .
- the plurality of magnetic nanowires 204 may be configured with a balance between heating elements and conduction.
- the plurality of nanodevices 202 A may include a conductive tip 208 on one or more of the plurality of magnetic nanowires 204 A. Conductive tip 208 may be configured to distribute heat generated by magnetic nanowire 204 A to a respective solder nanoparticle 206 A.
- conductive tip 208 may include a material having a relatively high thermal conductivity, such as copper or gold, to increase a transfer of heat from magnetic nanowire 204 A to solder nanoparticle 206 A.
- thermal conductivity metals of magnetic nanowires 204 A with lower conductivity may be segmented with higher thermal conductivity metals of conductive tip 208 , such as copper, for the highest thermal conductivity directed to a surface of conductive tip 208 .
- Porous substrate 210 defines a top major surface 212 .
- Porous substrate 210 may be configured to function as a support for the plurality of nanowires 204 .
- Porous substrate 210 may be fabricated from a variety of materials including, but not limited to, oxides, such as aluminum oxide, silicon, and other materials that may form relatively defined pores.
- porous substrate 210 may include pores that may be configured (e.g., formed or selected) within a relatively small size and/or orientation range.
- aluminum oxide may include relatively tightly controlled pores 110 , such that the resulting nanowires 204 formed in situ may have relatively uniform diameters.
- the plurality of pores 110 may have an average diameter between about 5 nanometers and about 15 nanometers, with a standard deviation within about 3 nanometers.
- porous substrate 210 may include an oxide layer on a platform substrate.
- the platform substrate may be configured as a heat sink, while the oxide layer may be configured as a template for magnetic nanowires 204 .
- Some of the oxide templates may be silicon-integrated (e.g., an aluminum film may be deposited onto silicon and anodized to create the oxide template) such that silicon may operate as a potential heat sink.
- porous substrate 210 may include coplanar waveguides (CPWs) to deliver extremely localized heating.
- CPWs coplanar waveguides
- the plurality of nanowires 204 may be grown into spaces, such as the top and/or inside the gaps of CPWs, to differentiate rows or groups of nanowires 204 , such that local alternating current magnetic fields may be applied only to small rows of magnetic nanowires, rather than in arrays.
- the plurality of nanodevices 202 may include a plurality of solder nanoparticles 206 dispersed on the plurality of nanowires 204 , such as directly or indirectly through conductive tip 208 .
- Solder nanoparticles 206 may be configured to flow in response to a heating stimulus and provide electrical and/or thermal contact between the plurality of nanowires 204 and another device or material, such to a microchip or tissue.
- the plurality of nanowires 204 are magnetic nanowires
- the magnetic nanowires 204 are configured to generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the array of solder nanoparticles 206 .
- Solder nanoparticles 206 may include at least one of tin (Sn), copper (Cu), silver (Ag), silicon (Si), indium (In), zinc (Zn), or antimony (Sb).
- electronic nanodevice 200 may be configured to selectively reflow particular solder nanoparticles 206 or groups of solder nanoparticles 206 .
- magnetic nanowires 204 may be configured, such as through difference sizes or different compositions, to heat to particular temperatures at different times by controlling the heating rate of the particular magnetic nanowires 204 .
- a particular magnetic nanowire 204 may only generate a substantial amount of heat in response to a magnetic field once a threshold magnetic field amplitude has been reached, exhibiting digital heating between an “on” state and an “off” state as the particular nanowire 204 is switched and other nanowires 204 are not switched.
- This threshold magnetic field amplitude may be related to a diameter of magnetic nanowire 204 or properties related to a composition of magnetic nanowire 204 , such as magnetic anisotropy, exchange, and/or saturation magnetization.
- the threshold magnetic field amplitude may be substantially linearly related to the exchange/magnetization and exponentially related to the diameter.
- nanowires 204 may have different compositions.
- FIG. 11 is a graph of example hysteresis loops for 50 nanometer cobalt, iron, nickel, and permalloy nanowires according to techniques described herein. As illustrated in FIG. 11 , different compositions may result in differently-shaped hysteresis loops, including different switching threshold magnetic field amplitudes.
- FIG. 11 illustrates a hysteresis loop 911 for iron nanowires, a hysteresis loop 912 for nickel nanowires, a hysteresis loop 913 for cobalt nanowires, and a hysteresis loop 914 for permalloy nanowires.
- FIG. 11 is a graph of example hysteresis loops for 50 nanometer cobalt, iron, nickel, and permalloy nanowires according to techniques described herein. As illustrated in FIG. 11 , different compositions may result in differently-shaped hysteresis
- the magnetic nanowires with diameter of 50 nm all had coercivities within the fields that may be easily achieved by medical AMFs, and had the largest area loops within this constraint, with coercivities ranging from 42 to 93 kA/m.
- the coercivity may scale with a factor of A/Ms, which agrees with the mechanism of vortex formation. In this way, it may also be possible to tailor magnetic nanowires to accommodate application-specific magnetic field strengths for optimal heating.
- nanowires 204 may have different diameters and/or shapes.
- FIG. 9 B is a graph of example hysteresis loops for nickel nanowires having different diameters and different cross-section shapes.
- FIG. 9 B illustrates a hysteresis loop 901 for 100 nanometer cylindrical nanowires, a hysteresis loop 902 for 100 nanometer elliptical nanowires, a hysteresis loop 903 for 50 nanometer cylindrical nanowires, a hysteresis loop 904 for 50 nanometer elliptical nanowires, a hysteresis loop 905 for 30 nanometer cylindrical nanowires, and a hysteresis loop 906 for 30 nanometer elliptical nanowires.
- a threshold magnetic field amplitude increases
- a cross-sectional shape of the nanowires is less rounded
- electronic nanodevice 200 may include nanowires 204 having different compositions and diameters that are characterized by different threshold magnetic field amplitudes. As a result, different solder nanoparticles 206 may be reflowed at different times, permitting sequential connections with a same applied alternating magnetic field. In some examples, rather than or in addition to configuring magnetic nanowires for sequential connections, particular solder nanoparticles 206 and/or groups of solder nanoparticles 206 may be configured, such as through different volumes or different compositions, to reflow at different times by controlling the heating rate of the particular solder nanoparticles 206 .
- FIG. 10 is an example graph of hysteresis loops of two different nanowires.
- a first nanowire has a first hysteresis loop 800 characterized by a switching field bounded by a first positive threshold magnetic field amplitude 802 A and a first negative threshold magnetic field amplitude 802 B (collectively, “first threshold magnetic field amplitude 802 ”).
- the second nanowire has a second hysteresis loop 810 that is characterized by a switching field bounded by second positive threshold magnetic field amplitude 812 A and a second negative threshold magnetic field amplitude 812 B (collectively, “second threshold magnetic field amplitude 812 ”).
- the first threshold magnetic field amplitude 802 of the first nanowire is higher than the second threshold magnetic field amplitude 812 of the second nanowire, such that first hysteresis loop 800 overlaps second hysteresis loop 810 .
- the first nanowire may have a smaller diameter than the second nanowire, or may be fabricated from a material having different magnetic properties, such as values of an exchange parameter, crystalline anisotropy, or saturation magnetization, than the second nanowire.
- This difference in heating may be used to connect the first nanowire to a first device at a first time, and to connect the second nanowire to a second device at a second time.
- the high amplitude magnetic field (B1, B2) may be used to heat the first nanowire, along with the second nanowire, to connect a first device to the first nanowire at a first time.
- the low amplitude magnetic field (C1, C2) may be used to heat the second nanowire, without heating the first nanowire, to connect a second device to the second nanowire.
- nanodevice 200 may enable selective connection of devices that is independent of an order of operations based on geometry or solder composition.
- devices within the microchip may be assembled in layers, with solder particles between the different layers of devices having increasingly lower melting points to permit attachment of one layer of devices without melting subsequent layers.
- the melting point of the solder particles may be further limited by a threshold temperature at which the devices degrade.
- devices may be connected to nanodevice 200 without layer-by-layer assembly.
- various nanowires having relatively low threshold magnetic field amplitudes may be reserved for attachment of future devices after microchip fabrication is complete.
- Nanodevice 200 may also enable the use of solder nanoparticles having higher melting points, including melting points that exceed a thermal degradation temperature of the devices, as the heat may be limited to a localized area near the respective solder nanoparticle.
- electronic device 200 may be operated to reflow the array of solder nanoparticles 206 .
- An alternating magnetic field may be applied to electronic nanodevice 200 .
- the plurality of magnetic nanowires 204 generate heat in response to the alternating magnetic field and transfer at least a portion of the heat to the array of solder nanoparticles 206 .
- the plurality of solder nanoparticles 206 A are present on a surface of nanowires 204 A within the pores of porous substrate 210 .
- nanowires 204 A may be formed beneath a surface of porous substrate 210 , such that nanowires 204 A do not extend past a plane of major surface 212 of porous substrate 210 .
- Solder material may preferentially fill the pores on the top of nanowires 204 A due to a relatively low surface energy of nanowires 204 A, such that solder nanoparticles 206 A are positioned within the pores of the porous substrate.
- solder nanoparticles 206 A may have a relatively small size, such as a diameter of the pores.
- solder nanoparticles 206 A have an average diameter between about 10 nanometers and about 200 nanometers, such as less than about 20 nanometers. Such small size may enable solder nanoparticles 206 A having a relatively high density.
- the plurality of solder nanoparticles may be used as solder ball grid arrays for connecting electronic components.
- the plurality of solder nanoparticles 206 B are present on a surface of nanowires 204 B outside of the pores of porous substrate 210 .
- a portion of nanowires 204 B may be formed above major surface 212 of porous substrate 210 , such that nanowires 204 B extend to (not shown) or past (shown in FIG. 2 B ) a plane of major surface 212 of porous substrate 210 .
- Solder material may preferentially contact at least a portion of a corresponding nanowire 204 B, such as a top surface or lateral surface, due to a relatively low surface energy of nanowires 204 B compared to porous substrate 210 , such that solder nanoparticles 206 B are positioned on or around nanowires 204 B.
- solder nanoparticles 206 B may have a relatively small size, such as less than about ten times a diameter of the pores.
- solder nanoparticles 206 B have an average diameter between about 10 nanometers and about 200 nanometers, such as less than about 100 nanometers.
- FIGS. 3 A and 3 B are schematic conceptual diagrams illustrating an example electronic system 300 according to techniques described herein.
- electronic system 300 includes a first electronic device 302 and a second electronic device 304 .
- Each of first electronic device 302 and second electronic device 304 may include any electronic device, such as a circuit board, microchip, or the like.
- Second electronic device 304 includes one or more contact pads 312 .
- Each contact pad 312 is configured to contact an electrical conductor to receive and/or send electrical signals from or to the electrical conductor.
- First electronic device 302 is configured to electrical couple to second electronic device 304 .
- First electronic device 302 includes a porous substrate 308 on a conductive substrate 314 .
- Conductive substrate 314 include a plurality of patterned electrodes 316 configured to transmit electrical signals.
- Porous substrate 308 includes a plurality of pores aligned substantially normal to a surface of porous substrate 308 and over the plurality of patterned electrodes 316 .
- First electronic device 302 also includes a plurality of magnetic nanowires 310 dispersed in the plurality of pores and a plurality of solder nanoparticles 306 on the plurality of magnetic nanowires 310 , such as described in FIG. 2 .
- the plurality of magnetic nanowires 310 are electrically coupled to the plurality of patterned electrodes 316 .
- the plurality of magnetic nanowires 310 are configured to generate heat in response to an alternating magnetic field and deliver at least a portion of the heat to the plurality of solder nanoparticles 306 .
- the heated solder nanoparticles 306 may reflow to contact at least a portion of the one or more contact pads 312 and electrically couple first electronic device 302 to second electronic device 304 .
- the plurality of magnetic nanowires 310 are configured to expand to increase a contact surface of the plurality of magnetic nanowires 310 and the plurality of solder nanoparticles 306 and/or extend solder from the plurality of solder nanoparticles 306 toward contact pads 312 .
- the plurality of magnetic nanowires 310 may have a coefficient of thermal expansion greater than about 5 parts per million (ppm) per degree Kelvin (K).
- first electronic device 302 may be operated to electrically couple the electronic system 300 .
- An alternating magnetic field may be applied to first electronic device 302 .
- the plurality of magnetic nanowires 310 generate heat in response to the alternating magnetic field and transfer at least a portion of the heat to the plurality of solder nanoparticles 306 .
- the plurality of solder nanoparticles 306 may reflow and contact at least a portion of one or more contact pads 312 of second electronic device 304 to electrically couple first electronic device 302 to second electronic device 304 .
- FIG. 3 C is an example electronic system 300 that includes one or more connective nanodevices 320 dispersed across a major surface 318 of porous substrate 308 .
- Connective nanodevices 320 are each configured to electrically couple to solder nanoparticles 306 of two or more nanodevices in porous substrate 308 .
- Connective nanodevices 320 may function as electronic components coupled to electronic device 302 via nanowires 310 .
- connective nanodevices 320 may include various features that enable or promote arrangement on a surface of porous substrate 308 , such that connective nanodevices 320 may be arranged to form particular circuits or other electronic functional structures.
- heating devices described herein may be used for characterizing other devices, such as nanodevices, by forming particular nanodevices and/or manipulating and measuring various properties of the nanodevices.
- nanodevices may be relatively difficult to isolate and characterize due to their small size and tendency to agglomerate.
- electrodes may be patterned onto such devices using e-beam after the devices are collected onto an insulting substrate. The e-beam patterning of contacts to measure each device is very time consuming, and trying to orient nanodevices onto pre-patterned contacts typically does not enable a robust electrical connection between the device and contacts.
- Other processes may use gold-coated atomic force microscopy (AFM) tips to make contact lightly with single nanowires in arrays. Slightly too much pressure on the tip will cause multiple devices to be measured at the same time. This causes much speculation in the determination of resistivity of nanodevices.
- AFM gold-coated atomic force microscopy
- FIG. 4 is a schematic conceptual diagram illustrating an example nanodevice characterization system 400 according to techniques described herein.
- Nanodevice characterization system 400 includes a template device 418 configured to generate particular nanodevices, a probing device 402 configured to position nanodevices, and a measurement device 420 configured to measure various properties of nanodevices.
- Template device 418 may be configured to generate target nanodevices 410 for measurement using nanodevice characterization system 400 .
- nanodevice characterization system 400 may be configured to characterize a variety of different nanodevices
- nanodevices 410 generated by template device 418 may have relatively consistent size and dimensions, and may include one or more layers that aid in positioning or orienting nanodevice 410 for characterizing the material of nanodevice 410 .
- Template device 418 may be configured to form nanodevice 410 by sequentially depositing various materials in the pores of a porous substrate 404 .
- porous substrate 404 may have pores having a particular known or desired size (e.g., diameter and/or length).
- nanodevice 410 may include one or more magnetic portions 412 .
- a magnetic material may be deposited in pores of porous substrate 404 , followed by deposition of a particular material for characterization followed by the magnetic material to form nanodevice 410 including magnetic portions 412 .
- Nanodevice characterization system 400 includes probing device 402 and measurement device 414 communicatively coupled to probing device 402 .
- Probing device 402 includes a porous substrate 404 that includes a plurality of pores and defines a surface 416 of probing device 402 .
- Probing device 402 includes a plurality of probing nanodevices that includes a plurality of magnetic nanowires 406 dispersed in the plurality of pores and extending from a bottom of probing device 402 to surface 416 of probing device 402 .
- Measurement device 420 is electrically coupled to the plurality of magnetic nanowires 406 , such as at the bottom of probing device 402 .
- measurement device 420 may include an oscilloscope configured to measure resistance.
- Nanodevices 410 may include any materials or structures having at least one dimension less than about 10 nanometers. Nanodevices 410 may have various properties, such as thermal or electrical properties, that may be unknown or unquantified. Nanodevice characterization system 400 may be configured to measure various properties of nanodevices 410 .
- probing device 402 may include a plurality of solder nanoparticles 408 on the plurality of magnetic nanowires 406 to form nano-pins.
- the plurality of magnetic nanowires 406 are configured to generate heat in response to an alternating magnetic field and transfer the heat to the plurality of solder nanoparticles 408 .
- Solder nanoparticles 408 may be configured to reflow and make electrical contact with one or more portions of nanodevice 410 .
- multiple nanowires 406 may be electrically coupled to nanodevice 410 through solder nanoparticles 412 at various locations.
- probing device 402 may be configured to position nanodevices 410 on surface 416 .
- nanodevice 410 may include at least one magnetic portion 412 that is temporarily or permanently magnetized.
- Magnetic portion 412 may be grown onto nanodevice 410 to enable orientation of nanodevice 410 perpendicular to particular magnetic nanowires and/or rows of magnetic nanowires.
- Magnetic portion 412 may be attracted to magnetic nanowires 406 , such that the magnetic portion 412 may “click” or otherwise magnetically coupled to one or more magnetic nanowires 406 to align nanodevice 410 on probing device 402 and thermally and electrically couple nanodevice 410 to magnetic nanowires 406 .
- nanodevice characterization system 400 may be operated to measure one or more properties of one or more nanodevice 410 .
- FIG. 4 B is a flowchart illustrating example characterization of a nanodevice according to techniques described herein.
- the method of FIG. 4 B includes forming nanodevice 410 ( 430 ).
- nanodevice 410 may be a nanodevice from template device 418 .
- metallic nanowires may be grown in porous substrate 404 and released into a solution.
- the method of FIG. 4 B includes dispersing nanodevices 410 on a surface of probing device 402 ( 432 ).
- the solution that includes target nanodevices 410 may be dropped and dispersed on surface 416 of probing device 402 .
- FIG. 4 B includes orienting target nanodevice 410 on surface 416 of probing device 402 .
- a small direct current magnetic field may be applied to orient suspended target nanodevices 410 .
- An alternating magnetic field may be applied to probing device 402 to generate heat from the plurality of nanowires 406 and reflow the plurality of solder nanoparticles thereby electrically connecting target nanodevice 410 to the plurality of nanowires 406 .
- the method of FIG. 4 B includes measuring properties of target nanodevice 410 .
- measurement device 414 may measure one or more properties of one or more nanodevices 410 , such as resistivity, ferromagnetic properties, and the like.
- FIG. 5 is a flowchart illustrating example formation of a device according to techniques described herein.
- the method of FIG. 5 includes forming a porous substrate by forming a metal layer on a substrate ( 500 ).
- the metal layer may include aluminum metal stamped onto a silicon substrate, patterned electrode, or other substrate used as a base for an electronic device.
- the method of FIG. 5 includes anodizing the metal layer to form a metal oxide having a plurality of pores in the oxide layer ( 502 ).
- the aluminum layer or film may be anodized to form aluminum oxide.
- Aluminum oxide may form relatively uniformly sized and spaced pores.
- the method of FIG. 5 includes blocking a portion of the plurality of pores to selectively create a plurality of open pores ( 504 ).
- the plurality of open pores may form a pattern that corresponding to the resulting nanodevices formed in the plurality of open pores.
- a photo-resist pattern may be applied to the portion of the plurality of pores.
- the resulting plurality of open pores may have a size sufficiently small that nanowires formed in the plurality of pores have a relatively high magnetic anisotropy and a pattern that corresponds to a desired location of the nanowires.
- the plurality of pores may have an average diameter less than about 20 nanometers.
- the method of FIG. 5 includes forming a plurality of nanodevices in the plurality of open pores ( 506 ).
- forming the plurality of nanodevices includes depositing a conductive and/or magnetic material in the plurality of open pores to form a plurality of nanowires ( 508 ).
- the conductive and/or magnetic material may be grown from the underlying substrate at the bottom of the porous substrate to a particular depth of the plurality of pores corresponding to a desired length of the plurality of nanowires.
- depositing the conductive and/or magnetic material further includes electrodepositing the conductive and/or magnetic material.
- various conditions of the electrodeposition such as a concentration of precursors in the electrodeposition solution, may be controlled to form the plurality of nanowires having particular properties.
- additional metals such as conductive metals, may be deposited on the plurality of nanowires, such as to aid in heat transfer from a magnetic nanowire to an overlying surface.
- forming the plurality of nanodevices further includes depositing a solder material in the plurality of open pores to form a plurality of solder nanoparticles on the plurality of nanowires ( 510 ).
- the nanowires may be grown such that they do not extend past a plane of a major surface of the porous substrate.
- the solder material may be deposited in the plurality of pores on the surface of the plurality of nanowires to form the solder nanoparticles.
- the solder material may be grown from a surface of the underlying nanowire to a top of the corresponding pore to form a solder nanoparticle.
- depositing the solder material further includes electrodepositing the solder material on the magnetic nanowires.
- the resulting solder nanoparticles may have a relatively small size that corresponds to the pore size of the porous substrate, such as an average diameter less than about 20 nanometers.
- forming the plurality of nanodevices further includes depositing a solder material on a major surface of the porous substrate to form a plurality of solder nanoparticles on or around the plurality of nanowires.
- the nanowires may be grown such that they extend up to or past a plane of a major surface of the porous substrate.
- the solder material may be deposited on the major surface of the porous substrate and a portion of the solder material may be removed from the major surface to form the solder nanoparticles.
- the solder material may have a stronger affinity to the nanowires due to the relatively low surface tension of the nanowires compared to the porous substrate.
- removing the portion of the solder material from the major surface to may leave a portion of the solder material contacting at least a portion of the corresponding nanowire extending up to or past the plane of the major surface.
- the resulting solder nanoparticles may have a relatively small size that corresponds to an order of magnitude of the nanowire size, such as an average diameter less than about 100 nanometers.
- the method of FIG. 5 may include additional steps, such as coupling other devices or structures to the device.
- the method may include dispersing one or more connective nanodevices across a major surface of the porous substrate and electrically coupling each of the one or more connective nanodevices to the solder nanoparticles of two or more nanodevices of the plurality of nanodevices in the porous substrate.
- FIGS. 6 A- 6 D are schematic conceptual diagrams illustrating example formation of a heating device according to techniques described herein.
- a substrate 602 A is formed on a base substrate 610 .
- substrate 602 A may be a metal layer or film, such as aluminum
- base substrate 610 may be a heat sink, such as silicon, configured to remove heat and quickly cool any contacting device, such as nanodevices described below.
- a plurality of pores 608 may be formed in porous substrate 602 B.
- substrate 602 A may be anodized to form porous substrate 602 B.
- the metal layer of substrate 602 A may be anodized to form a metal oxide of porous substrate 602 B.
- a conductive or magnetic material may be deposited in the plurality of pores 608 to form a plurality of nanowires 604 .
- the conductive or magnetic material may be grown from base substrate 610 to a particular height within the plurality of pores 608 .
- a solder material may be deposited in the remaining space within the plurality of pores 608 to form a plurality of solder nanoparticles 606 on the plurality of nanowires 604 .
- FIG. 7 A- 7 E are schematic conceptual diagrams illustration example formation of an electronic device according to techniques described herein.
- a substrate 702 A is formed on one or more patterned electrodes 712 on a base substrate 710 .
- substrate 02 A may be a metal layer or film, such as aluminum
- patterned electrode 712 may be an electrical conductor or other interconnect of an electronic device
- base substrate 710 may be a support, such as silicon.
- a plurality of pores 708 may be formed in porous substrate 702 B.
- substrate 702 A may be anodized to form porous substrate 702 B.
- the metal layer of substrate 702 A may be anodized to form a metal oxide of porous substrate 702 B.
- a portion of the plurality of pores 708 may be blocked, such as by filling with a blocking material 714 .
- the blocking material may include photo-resist material or other material that may be selectively applied to particular pores at a relatively high resolution.
- a conductive or magnetic material may be deposited in the remaining plurality of open pores 708 to form a plurality of nanowires 704 .
- the conductive or magnetic material may be grown from patterned electrode 712 to a particular height within the plurality of pores 708 . Referring to FIG.
- a solder material may be deposited in the remaining space within the plurality of open pores 708 to form a plurality of solder nanoparticles 706 on the plurality of nanowires 704 .
- the conductive or magnetic material may be grown above a plane of porous substrate 702 B, and solder nanoparticles 706 may be formed on or around the plurality of nanowires 704 .
- a device includes an electronic device; a porous substrate on the electronic device, wherein the porous substrate defines a major top surface and comprises a plurality of pores; and a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises: a nanowire; and a solder nanoparticle overlying the nanowire, wherein the nanowires of the plurality of nanodevices have an average diameter between about 10 nanometers and about 200 nanometers, such as less than about 20 nanometers, and wherein the solder nanoparticles of the plurality of nanodevices have an average diameter less than about 200 nanometers, such as between about 10 nanometers and about 200 nanometers.
- Example 2 The device of example 1, wherein the nanowire comprises an electrically conductive material.
- Example 3 The device of example 2, wherein the electrically conductive material comprises at least one of copper or gold.
- Example 4 The device of any of examples 1 through 3, wherein the solder nanoparticles comprise at least one of tin, copper, silver, silicon, indium, zinc, or antimony.
- Example 5 The device of any of examples 1 through 4, wherein the electronic device comprises a plurality of contacts configured to transmit electrical signals, and wherein each of the plurality of nanodevices comprises an interconnect configured to transmit the electrical signals from a contact of the plurality of contacts to another electronic device electrically coupled to the solder nanoparticle.
- Example 6 The device of any of examples 1 through 5, wherein the nanowires have an average length-to-width aspect ratio that is greater than about 10.
- Example 7 The device of any of examples 1 through 6, wherein the plurality of pores have an average diameter of between about 5 nanometers and about 15 nanometers.
- Example 8 The device of any of examples 1 through 7, wherein the porous substrate comprises an oxide.
- Example 9 The device of example 8, wherein the porous substrate comprises aluminum oxide.
- Example 10 The device of any of examples 1 through 9, wherein a thermal conductivity of the porous substrate is less than a thermal conductivity of the nanowires.
- Example 11 The device of any of examples 1 through 10, wherein the nanowires do not extend past a plane of the major surface of the porous substrate, and wherein the solder nanoparticles are positioned within the pores of the porous substrate.
- Example 12 The device of example 12, wherein the solder nanoparticles have an average diameter less than about 20 nanometers.
- Example 13 The device of any of examples 1 through 12, wherein the nanowires extend to or past a plane of the major surface of the porous substrate, and wherein the solder nanoparticles contact at least a portion of the corresponding nanowire extending to or past the plane of the major surface.
- Example 14 The device of example 13, wherein the solder nanoparticles of the plurality of nanodevices have an average diameter less than about 100 nanometers.
- Example 15 The device of any of examples 1 through 14, further comprising one or more connective nanodevices dispersed across the major surface of the porous substrate, wherein the one or more connective nanodevices are each configured to electrically couple to the solder nanoparticles of two or more nanodevices of the plurality of nanodevices in the porous substrate.
- a heating device includes a porous substrate comprising a plurality of pores; and a plurality of nanodevices dispersed in at least a portion of the plurality of pores, wherein each of the plurality of nanodevices comprises a magnetic nanowire, wherein the magnetic nanowires of the plurality of nanodevices have an average diameter less than about 20 nanometers, and wherein the magnetic nanowires are configured to generate heat in response to an alternating magnetic field.
- Example 17 The heating device of example 16, wherein the magnetic nanowires have an average length-to-width aspect ratio that is greater than about 10.
- Example 18 The heating device of any of examples 16 and 17, wherein the plurality of pores have an average diameter of between about 5 nanometers and about 15 nanometers.
- Example 19 The heating device of any of examples 16 through 18, wherein the porous substrate comprises an oxide.
- Example 20 The heating device of example 19, wherein the porous substrate comprises aluminum oxide.
- Example 21 The heating device of any of examples 16 through 20, wherein a thermal conductivity of the porous substrate is less than a thermal conductivity of the magnetic nanowires.
- a heating system includes a heating device includes a porous substrate comprising a plurality of pores; and a plurality of nanodevices dispersed in at least a portion of the plurality of pores, wherein each of the plurality of nanodevices comprises a magnetic nanowire; and a magnetic device configured to generate an alternating magnetic field, wherein the magnetic nanowires of the plurality of nanodevices have an average diameter less than about 20 nanometers, and wherein the magnetic nanowires are configured to generate heat in response to the alternating magnetic field.
- Example 23 The heating system of example 22, wherein the magnetic device comprises an oscilloscope.
- Example 24 A method for generating localized heat includes applying an alternating magnetic field to a heating device, wherein the heating device comprises: a porous substrate comprising a plurality of pores; and a plurality of nanodevices dispersed in at least a portion of the plurality of pores, wherein each of the plurality of nanodevices comprises a magnetic nanowire, wherein the magnetic nanowires of the plurality of nanodevices have an average diameter less than about 20 nanometers, and wherein the magnetic nanowires generate the heat in response to the alternating magnetic field.
- a device includes an electronic device; a porous substrate on the electronic device, wherein the porous substrate defines a major surface and comprises a plurality of pores; and a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises: a magnetic nanowire; and a solder nanoparticle overlying the nanowire, wherein the magnetic nanowires of the plurality of nanodevices are configured to generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles of the plurality of nanodevices.
- Example 26 The device of example 25, wherein the array of solder nanoparticles comprise at least one of tin, copper, silver, silicon, indium, zinc, or antimony.
- Example 27 The device of any of examples 25 and 26, wherein the solder nanoparticles comprise solder nanodots.
- Example 28 The device of any of examples 25 through 27, wherein the solder nanoparticles have an average diameter between about 10 nanometers and about 200 nanometers.
- Example 29 The device of any of examples 25 through 28, wherein the nanowires do not extend past a plane of the major surface of the porous substrate, and wherein the solder nanoparticles are positioned within the pores of the porous substrate.
- Example 30 The device of example 29, wherein the solder nanoparticles have an average diameter less than about 20 nanometers.
- Example 31 The device of any of examples 25 through 30, wherein the nanowires extend to or past a plane of the major surface of the porous substrate, and wherein the solder nanoparticles contact at least a portion of the corresponding nanowire extending to or past the plane of the major surface.
- Example 32 The device of example 31, wherein the solder nanoparticles of the plurality of nanodevices have an average diameter less than about 100 nanometers.
- Example 33 The device of any of examples 25 through 32, further comprising one or more connective nanodevices dispersed across the major surface of the porous substrate, wherein the one or more connective nanodevices are each configured to electrically couple to the solder nanoparticles of two or more nanodevices of the plurality of nanodevices in the porous substrate.
- Example 34 A method for reflowing an array of solder nanoparticles includes applying an alternating magnetic field to a device, wherein the device comprises: an electronic device; a porous substrate on the electronic device, wherein the porous substrate defines a major surface and comprises a plurality of pores; and a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises: a magnetic nanowire; and a solder nanoparticle overlying the nanowire, wherein the magnetic nanowires generate heat in response to the alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles.
- An electronic system includes a device includes a first electronic device includes a magnetic nanowire electrically connected to at least one electrical contact; and a solder nanoparticle overlying the magnetic nanowire; and a second electronic device comprising one or more contact pads; wherein the magnetic nanowires are electrically coupled to the second electronic device through the solder nanoparticles.
- Example 36 The electronic system of example 35, wherein the magnetic nanowires are configured to expand in response to generating the heat.
- Example 37 The electronic system of any of examples 35 and 36, wherein the magnetic nanowires have a coefficient of thermal expansion greater than about 5 parts per million (ppm) per degree Kelvin (K).
- Example 38 A method for reflowing an array of solder nanoparticles includes applying an alternating magnetic field to a device, wherein the device comprises: an electronic device; a porous substrate on the electronic device, wherein the porous substrate defines a major surface and comprises a plurality of pores; and a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises: a magnetic nanowire; and a solder nanoparticle overlying the nanowire, wherein the magnetic nanowires generate heat in response to the alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles.
- An electronic system includes a device includes a first electronic device includes a magnetic nanowire electrically connected to at least one electrical contact; and a solder nanoparticle overlying the magnetic nanowire; and a second electronic device comprising one or more contact pads; wherein the magnetic nanowires are electrically coupled to the second electronic device through the solder nanoparticles.
- Example 40 The electronic system of example 39, wherein the magnetic nanowires are configured to expand in response to generating the heat.
- Example 41 The electronic system of any of examples 39 and 40, wherein the magnetic nanowires have a coefficient of thermal expansion greater than about 5 parts per million (ppm) per degree Kelvin (K).
- Example 42 A method for electrically coupling an electronic system includes applying an alternating magnetic field to a device, wherein the device comprises: a first electronic device includes a nanowire electrically connected to at least one electrical contact; and a solder nanoparticle overlying the nanowire, wherein the magnetic nanowires of the plurality of nanodevices generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles to reflow the solder nanoparticles and electrically couple the first electronic device to a second electronic device through the reflowed solder nanoparticles.
- a nanodevice characterization system includes a probing device includes a porous substrate defining a major surface and includes a magnetic nanowire; and a solder nanoparticle overlying the nanowire; and a measurement device electrically coupled to the plurality of probing nanodevices, wherein the major surface of the probing device is configured to receive one or more target nanodevices, and wherein the magnetic nanowires of the plurality of probing nanodevices are configured to generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles of the plurality of probing nanodevices to reflow the solder nanoparticles and electrically couple at least a portion of the magnetic nanowires to at least one target nanodevice.
- Example 44 The nanodevice characterization system of example 43, wherein the measurement device comprises an oscilloscope.
- a method for characterizing a nanodevice includes dispersing one or more target nanodevices on a major surface of a probing device, wherein the probing device comprises: a porous substrate that includes a plurality of pores and defines the major surface of the heating device; and a plurality of probing nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of probing nanodevices comprises: a magnetic nanowire; and a solder nanoparticle overlying the magnetic nanowire; applying an alternating magnetic field to the probing device to generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles of the plurality of probing nanodevices to reflow the solder nanoparticles and electrically couple at least a portion of the magnetic nanowires to at least one target nanodevice; and measuring one or more properties of the at least one target nanodevice.
- Example 46 The method of example 45, wherein the one or more target nanodevices include a magnetic portion, and wherein the magnetic portion of the one or more target nanodevices are magnetically coupled to the plurality of magnetic nanowires to align the one or more nanodevices on the heating device.
- a method of forming a device includes forming a plurality of nanodevices in at least a portion of a plurality of pores of a porous substrate, wherein the plurality of pores has an average diameter less than about 20 nanometers, and wherein each of the plurality of nanodevices comprises: a nanowire; and a solder nanoparticle overlying the nanowire.
- Example 48 The method of example 47, wherein forming the plurality of nanodevices comprises depositing a conductive material in the plurality of pores to form the nanowires.
- Example 49 The method of example 48, wherein the conductive material is deposited using electrochemical deposition.
- Example 50 The method of any of examples 48 and 49, wherein the nanowires do not extend past a plane of the major surface of the porous substrate, wherein forming the plurality of nanodevices comprises depositing a solder material in the plurality of pores on the nanowires to form the solder nanoparticles.
- Example 51 The method of example 50, wherein the solder nanoparticles have an average diameter between about 10 nanometers and about 200 nanometers.
- Example 52 The method of any of examples 50 and 51, wherein the solder material is deposited using electrochemical deposition.
- Example 53 The method of any of examples 48 through 52, wherein the nanowires extend to or past a plane of the major surface of the porous substrate, and wherein forming the plurality of nanodevices further comprises: depositing a solder material on the major surface of the porous substrate; and removing a portion of the solder material from the major surface to form the solder nanoparticles, wherein the solder nanoparticles contact at least a portion of the corresponding nanowire extending to or past the plane of the major surface.
- Example 54 The method of example 53, wherein the solder nanoparticles of the plurality of nanodevices have an average diameter less than about 100 nanometers.
- Example 55 The method of any of examples 47 through 54, further comprising forming the porous substrate on one or more patterned electrodes of an electronic device.
- Example 56 The method of example 55, wherein forming the porous substrate further comprises: forming a metal layer on the one or more patterned electrodes; and anodizing the metal layer to form a metal oxide that includes the plurality of pores.
- Example 57 The method of example 56, wherein the metal layer comprises aluminum, and wherein the metal oxide comprises aluminum oxide.
- Example 58 The method of any of examples 47 through 57, further includes dispersing one or more connective nanodevices across a major surface of the porous substrate; and electrically coupling each of the one or more connective nanodevices to the solder nanoparticles of two or more nanodevices of the plurality of nanodevices in the porous substrate.
- Example 59 A method for forming a heating device includes forming a plurality of nanodevices in at least a portion of a plurality of pores of a porous substrate, wherein the plurality of pores have an average diameter less than about 20 nanometers, wherein each of the plurality of nanodevices comprises a magnetic nanowire, and wherein the magnetic nanowires are configured to generate heat in response to an alternating magnetic field.
- Example 60 The method of example 59, wherein forming the plurality of nanodevices further comprises depositing a magnetic material in the plurality of pores to form the magnetic nanowires.
- Example 61 The method of example 60, wherein the magnetic material is deposited using electrochemical deposition.
- Example 62 The method of any of examples 59 through 61, further comprising forming the porous substrate.
- Example 63 The method of example 62, wherein forming the porous substrate further comprises: forming a metal layer on a surface of a base substrate; and anodizing the metal layer to form a metal oxide that includes the plurality of pores.
- Example 64 The method of example 63, wherein the metal layer comprises aluminum, and wherein the metal oxide comprises aluminum oxide.
- Example 65 The method of any of examples 63 and 64, wherein the base substrate comprises silicon.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Hall/Mr Elements (AREA)
Abstract
A device includes a porous substrate that include a plurality of pores and a plurality of nanodevices dispersed in at least a portion of the plurality of pores. Each of the plurality of nanodevices includes a magnetic nanowire and a solder nanoparticle. The magnetic nanowires are configured to generate heat in response to an alternating magnetic field. The solder nanoparticles are configured to receive a portion of the heat and reflow to connect to one or more devices or surfaces.
Description
- This application claims the benefit of U.S. Provisional Patent Application Ser. No. 63/266,551, entitled “DEVICES WITH CONDUCTIVE OR MAGNETIC NANOWIRES FOR LOCALIZED HEATING AND CONNECTION” and filed Jan. 7, 2022, the entire contents of which is incorporated herein by reference.
- This invention was made with government support under FA9550-21-1-0273 awarded by the Air Force Office of Scientific Research. The government has certain rights in the invention.
- The disclosure relates to heating and conductive devices.
- A challenge in scaling electronics from microscale to nanoscale is increased resistivity of interconnects. Electrons that carry information in microelectronic systems experience scattering due to thermal perturbations in the atomic space that they traverse. This scattering increases dramatically as electronics scale down to nano dimensions, as the electrons are more likely to collide with interconnect sidewalls.
- This disclosure describes fabrication and operation of electronic nanostructures in porous substrates. A device includes a porous substrate and nanowires dispersed in pores of the porous substrate. The pores of the porous substrate may have a small diameter, such as less than about 20 nanometers, and a relatively narrow size distribution. The porous substrate may function as a platform for forming the nanowires and positioning the nanowires relative to a surface of the device. For example, the nanowires may be electrodeposited in the pores, resulting in relatively low resistivity nanowires having a corresponding small diameter and small size, orientation, and spacing distribution. The pores may further include solder nanodots at the surface of the nanowires having correspondingly small dimensions. The location of the nanowires in the porous substrate may be controlled by depositing and growing the porous substrate on particular portions of a base substrate, such as a patterned electrode, selectively applying photoresist or other blocking material to close off particular pores or groups of pores, and growing the nanowires in the remaining open pores. As a result, the device may include nanowires having relatively low resistivity and present at particular locations, such that the nanowires are capable of functioning as interconnects between electronic devices.
- In some examples, the device may be configured to form nanodevices for characterization for or use in other systems. For example, multilayered nanodevices may be formed in the pores of the porous substrate by sequentially depositing different materials in the pores of the porous substrate. As one example, a nanodevice may include a nanowire and magnetic ends on the nanowire. When dispersed across a surface, the magnetic ends may aid in alignment of the nanodevice, such as between different electrodes for measuring electrical properties of the nanodevice. As another example, a nanodevice may include ferromagnetic and conductive layers that form magnetoresistive elements. In these various ways, a porosity of the porous substrates may be utilized to form relatively small nanodevices.
- In some examples, the device may be configured with magnetic nanowires to provide local heating of electronic nanostructures using alternating magnetic fields. When exposed to an alternating magnetic field, the magnetic nanowires convert electromagnetic energy to heat due to internal friction within the magnetic nanowires created by the alternating magnetic current. Various physical and material properties of the magnetic nanowires, such as a small diameter, high aspect ratio, and high magnetic anisotropic, characterize a corresponding hysteresis loop that enables relatively fast heating of the magnetic nanowires.
- The heat generated by the magnetic nanowires may be used for a variety of applications. In some examples, the heat generated from the device may be used to connect the device to another electronic device through reflow and subsequent electrical connection to solder. In response to heat induced by the alternating magnetic field, the magnetic nanowires may transfer the heat to solder nanoparticles positioned above the magnetic nanowires at the surface of the device to selectively reflow the solder nanoparticles without the use a solder oven. The solder nanoparticles on the magnetic nanowires may extend from a surface of the device to contact a contact pad or other connector of the electronic device. Such contact may be used to connect nanodevices to devices having substantially larger size and/or complexity, thereby enabling devices of multiple different scales to be directly coupled together.
- In some examples, the heat generated from the device may be digitized to discretely connect the device to other electronic devices or groups of electronic devices. An alternating magnetic field may be characterized by a field amplitude and a frequency. In digitized heating, a particular nanowire may only generate heat in response to a magnetic field once a switching threshold magnetic field amplitude has been reached. For example, a magnetic field having the threshold magnetic field amplitude, when applied to the nanowire, may cause the nanowire to exhibit digital heating between an “on” state and an “off” state as that particular nanowire is switched while other nanowires are not switched. The heat produced by that particular nanowire will be proportional to the frequency of the alternating magnetic field.
- To create multiple different states, the device may include nanowires having different compositions, diameters, and shapes that are characterized by different threshold magnetic field amplitudes. For example, a first nanowire in the device may exhibit digital heating between “on” state and an “of” state in response to a magnetic field having a first threshold magnetic field amplitude being applied to the first nanowire, and a second nanowire in the device may exhibit digital heating between “on” state and an “of” state in response to a magnetic field having a second threshold magnetic field amplitude being applied to the second nanowire. As a result, the device may enable tiered heating of nanowires or groups of nanowires based on an amplitude of the alternating magnetic field. For example, a high amplitude magnetic field may be used to heat a first set of nanowires having a high threshold magnetic field amplitude, along with a second set of nanowires having a low threshold magnetic field amplitude, to connect a first set of devices to the first set of nanowires. Subsequently, a low amplitude magnetic field may be used to heat the second set of nanowires, without heating the first set of nanowires, to connect a second set of devices to the second set of nanowires.
- In some examples, the heat generated from the device may be used to position and probe nanodevices positioned on the surface of the device. For example, nanodevices may be spread across the surface of the device and selectively probed to measure electrical properties of the nanodevices. The heat generated from the device may reflow solder nanodots on the nanowires in the device, such that the solder contacts and provides robust electrical connections between the conductive nanowires and the nanodevices. As described above, to position the nanodevices between particular magnetic nanowires, portions of the nanodevices may be temporarily or permanently magnetized to “click” the nanodevices into place on the surface of the device and ensure contact between the nanodevices and the magnetic nanowires. In these various ways, thermal properties of the magnetic nanowires may be exploited to generate heat and utilize the heat for a variety of purposes in nano- or micro-devices.
- The details of one or more examples are set forth in the accompanying drawings and the description below. Other features, objects, and advantages will be apparent from the description and drawings, and from the claims.
-
FIG. 1 is a schematic conceptual diagram illustrating an example system according to techniques described herein. -
FIGS. 2A and 2B are schematic conceptual diagrams illustrating example devices according to techniques described herein. -
FIGS. 3A-3C are schematic conceptual diagrams illustrating example electronic systems according to techniques described herein. -
FIG. 4A is a schematic conceptual diagram illustrating an example nanodevice characterization system according to techniques described herein. -
FIG. 4B is a flowchart illustrating example characterization of a nanodevice according to techniques described herein. -
FIG. 5 is a flowchart illustrating example formation of a device according to techniques described herein. -
FIGS. 6A-6D are schematic conceptual diagrams illustrating example formation of a heating device according to techniques described herein. -
FIG. 7A-7E are schematic conceptual diagrams illustration example formation of an electronic device according to techniques described herein. -
FIG. 8A is a schematic perspective view diagram of a breadboard used as a characterization system for nanodevices according to techniques described herein. -
FIG. 8B is an SEM image of nanoporous aluminum oxide into which magnetic nanowires may be grown, according to techniques described herein. -
FIG. 8C is as SEM cross-section image of nanowires grown in a silicon substrate according to techniques described herein. -
FIG. 9A is a graph of an example hysteresis loop for 8 micrometer nickel nanowires in an aluminum oxide membrane parallel and perpendicular to an applied magnetic field according to techniques described herein. -
FIG. 9B is a graph of example hysteresis loops for nickel nanowires having different diameters and different cross-section shapes. -
FIG. 9C is a graph of example heating curves for 8 micrometer Co35Fe65 nanowires at various densities, alignments, and magnetic fields according to techniques described herein. -
FIG. 10 is an example graph of hysteresis loops of two different nanowires according to techniques described herein. -
FIG. 11 is a graph of example hysteresis loops for 50 nanometer cobalt, iron, nickel, and permalloy nanowires according to techniques described herein. - This disclosure describes electronic nanostructures, including fabrication of low resistivity, highly controllable electronic nanostructures and local heating of electronic nanostructures using alternating magnetic fields.
-
FIG. 1 is a schematic conceptual diagram illustrating anexample system 100 according to techniques described herein.System 100 includesdevice 102.Device 102 includes aporous substrate 108 that includes a plurality ofpores 110. The plurality ofpores 110 may extend from a bottom surface ofporous substrate 108 to atop surface 112 ofporous substrate 108. While not shown, the bottom surface ofporous substrate 108 may be coupled to another substrate, such as a heat sink, patterned electrode, or other substrate configured to thermally or electrically interface withdevice 102. In some examples,porous substrate 108 may be configured to couple to an electronic device. For example,porous substrate 108 may be directly coupled to an electronic device, or may be coupled indirectly through an adhesive. - The plurality of
pores 110 ofporous substrate 108 may function as a template for both forming electronic and/or thermal nanostructures ofdevice 102 and positioning (e.g., aligning, orienting, and spacing) the electronic and/or thermal structures with respect to a surface ofporous substrate 108 and other electronic and/or thermal nanostructures. As will be described further below, a diameter of the nanowires, and corresponding a diameter of the plurality ofpores 110, may be selected based on heating requirements and fabrication circumstances, such as lowest fabrication complexity and lowest integration complexity. The plurality ofpores 110 may be relatively small, such as less than about 200 nanometers, and may be substantially aligned normal to a surface ofporous substrate 108. In some examples, the plurality ofpores 110 may be very small, such as less than about 20 nanometers. - The electronic and/or thermal nanostructures of
device 102 include a plurality ofnanowires 114 dispersed in at least a portion of the plurality ofpores 110. While the nanostructures described herein are referred to as nanowires, in other examples, nanorods or nanospheres may be used. The plurality ofnanowires 114 may conduct electricity between the bottom surface ofporous substrate 108 andtop surface 112 ofporous substrate 108 and/or generate and deliver heat totop surface 112 ofporous substrate 108. As will be described further below, the plurality ofpores 110 ofporous substrate 108 may function as a template for forming the plurality ofnanowires 114 within the plurality ofpores 110, such that the plurality ofnanowires 114 may have similar dimensions (e.g., diameters and, optionally, lengths) as the plurality ofpores 110. As a result, the plurality ofnanowires 114 have an average diameter less than about 20 nanometers. Despite the relatively low diameter, the plurality ofnanowires 114 may have relatively low resistivity, such as nearly bulk resistivity of the material of the plurality ofnanowires 114. - In some examples,
device 102 is a connection device or layer configured to electrically connect and transmit electrical signals between surfaces ofdevice 102. For example, the plurality ofnanowires 114 may be interconnects configured to electrically connect a microchip or other electronic device to another electronic device. As will be described further below, the electronic and/or thermal nanostructures may include both the plurality ofnanowires 114 and a plurality of solder nanodots formed on the plurality ofnanowires 114 for reflowing and connecting to other devices. - In some examples,
device 102 is a template device configured to form electronic nanodevices for removal fromporous substrate 108 and use in other systems. As one example, such as will be described further inFIG. 4 below,device 102 may be configured to form the plurality ofnanowires 114 as multilayer nanodevices in the plurality ofpores 110 by sequential deposition of materials in the plurality ofpores 110 to form the multilayer nanodevices, enabling measurement of material properties of the multilayer nanodevices. For example, the multilayer nanodevices may include magnetic ends for orienting the multilayer nanodevices on a measurement breadboard, or may include a form of a nanodevice (e.g., nanowire) that may be relatively simple to measure on the measurement breadboard. - In some examples,
device 102 is a heating device configured to generate and distribute heat to one or more surfaces or materials. In such examples,system 100 may include amagnetic device 104 and acontroller 106.Magnetic device 104 is configured to generate an alternating magnetic field have a corresponding magnitude and frequency.Controller 106 is configured to controlmagnetic device 104 to generate the alternating magnetic field. For example,controller 106 may be configured to receive input from an operator regarding one or more parameters ofmagnetic device 104 and send control signals tomagnetic device 104 to produce an alternating magnetic field having the parameters. In such examples,device 102 may be configured to generate heat in response to the alternating magnetic field frommagnetic device 104. The plurality ofnanowires 114 include a magnetic material and are configured to generate heat in response to an alternating magnetic field. As will be described further inFIGS. 2A and 2B below, various thermal properties of the plurality ofnanowires 114, such as magnetic anisotropy, may be configured for particular heating rates in response to the alternating magnetic field. - Heating devices described herein, such as
device 102 ofFIG. 1 , may be used in a variety of applications. In some examples, heating devices may be used to transfer heat to tissues, such as cryopreserved tissues. For example, heating devices may heat relatively quickly (e.g., greater than about 50K/s), such that cryopreserved tissues may be reheated with reduced degradation of the tissue, and may enable a wider range of frequencies for heating. In some examples, heating devices may be used to transfer heat to other materials for use with nano- or micro-devices. For example, heating devices may enable directed reflow of solder for sequential device connections by subsequent localized heating. Current reflow practices may utilize global heating using non-optimal solders to vary eutectic temperatures for sequential device connections. In contrast, heating device using localized heating to reflow solder may use stronger, improved solders. - As described herein, a porous substrate, such as
porous substrate 108 ofFIG. 1 , may be used to form nanodevices that include solder nanoparticles to form an electrical connection with another device or structure.FIGS. 2A and 2B are conceptual diagrams illustratingexample devices porous substrate 210 and a plurality ofnanodevices porous substrate 210, such as described indevice 102 ofFIG. 1 . - The plurality of nanodevices 202 include a plurality of
nanowires - In some examples, nanodevices 202 are configured to both generate heat and use the heat to form an electrical connection with another device or structure. In such examples, the plurality of nanowires 204 are configured to generate heat in response to an alternating magnetic field. Without being limited to a particular theory, when magnetic nanowires 204 are placed in an alternating magnetic field (AMF) generated by a magnetic device, such as
magnetic device 104, magnetic nanowires 204 convert electromagnetic energy from the AMF into heat, such as through Neel relaxation and, if magnetic nanowires 204 are in suspension, Brownian motion. The heat generated by magnetic nanowires 204 in the AMF increases with a frequency (f) and a field amplitude (H) of the AMF, such as may be controlled by a controller, such ascontroller 106 ofFIG. 1 . In an AMF, the energy per gram generated by magnetic nanowires 204 in each cycle can be written as Equation 1 below: -
W heat =§ H·dM (Equation 1) - In Equation 1, Wheat is equal to the area inside the hysteresis loop, H is the applied magnetic field, and M is the magnetization. As one example,
FIG. 9A is a graph of the applied magnetic field vs the magnetization illustrating full hysteresis loops for gold (Au) tipped 8 micrometer (μm) nickel (Ni) nanowires oriented parallel or perpendicular to an applied magnetic field. The characteristic points are indicated, namely the saturation magnetization (Ms), the remnant magnetization (MR) at 0 applied field, the coercive magnetic field (Hc) needed to demagnetize the sample, and the anisotropy field (HK) which is the field required to fully align the magnetization in a given direction. For uniaxially anisotropic magnetic nanowires 204, the parallel hysteresis loop has an area that has been described as a parallelogram with height=2(Ms) and width=2(μ0Hk), where to is the permeability of free space. Combining these with the anisotropy energy density (K) into Equation 2 below: -
- the maximum energy per gram may be represented as Equation 3 below:
-
W heat max=4M sμ0 H k (Equation 3). - Equation 3 can be simplified as Equation 4 below:
-
W heat max=8K (4). - As illustrated in Equation 1-4 above, the magnetic anisotropy of the plurality of magnetic nanowires 204 has an important role in determining the heating properties of the magnetic nanowires 204. Properties of the plurality of magnetic nanowires 204 that may influence magnetic anisotropy may include crystallographic, shape, interfaces, and magnetoelasticity. As a result, various properties, such as a shape, size, and material composition, of the plurality of magnetic nanowires 204 may be configured to increase the heating efficiency of the plurality of magnetic nanowires 204.
- In some examples, the plurality of magnetic nanowires 204 may be dimensioned for improved hysteresis loops to achieve increased heating for a particular magnetic field amplitude and frequency. For example, magnetic nanowires 204 may be configured with a relatively high length-to-diameter aspect ratio, such that the shape anisotropy dominates the magnetic performance. The plurality of magnetic nanowires 204 may have an average diameter between about 10 nanometers and about 200 nanometers. The plurality of magnetic nanowires 204 may have an average length between about 1 micrometer and about 100 micrometers.
- In addition, the shape of tips of the magnetic nanowires 204 may be configured to enhance or reduce the coercivity, as the shape of the tips of the magnetic nanowires may control a magnetization reversal mechanism. A coercivity of the plurality of magnetic nanowires 204 may be configured to be less than the magnetic field amplitude to ensure switching of the plurality of magnetic nanowires 204 every cycle. For example, while a large saturation moment may increase a height of the hysteresis loop (e.g., see MS in
FIG. 9A ), an amplitude of the applied magnetic field may be limited, especially when switching at higher frequencies. Alternatively, the plurality of magnetic nanowires 204 may be configured to deliver heat differently from particular magnetic nanowires 204, such that different magnetic nanowires 204 may be heated at different rates. For example, sequential reflow steps can be controlled bycontroller 106 by applying the magnetic field to induce different degrees of heating and/or expansion.FIG. 9B is a graph of an example hysteresis loop for 8 micrometer nickel nanowires in an aluminum oxide membrane parallel and perpendicular to an applied magnetic field, and illustrates preliminary results for simulations of six different types of nickel magnetic nanowires, in which coercivity was engineered to match various AMF amplitudes. - In some examples, the plurality of magnetic nanowires 204 may be configured with a composition having a relatively high specific absorption rate. The specific absorption rate (SAR) may represent a rate of heating in response to a particular applied magnetic field, and may be calculated from a plot of temperature versus time during heating of a solution or tissue of interest.
FIG. 9C is a graph of example heating curves for 8 micrometer Co35Fe65 nanowires at various densities, alignments, and magnetic fields. In some examples, the SAR may be between about 500 W/g and about 2000 W/g. Compositions that may be used for the plurality of magnetic nanowires may include, but are not limited to, nickel (Ni), cobalt (Co), iron (Fe), iron (III) oxide (Fe3O4), cobalt ferrite (Co35Fe65), and the like. In some examples, the plurality of magnetic nanowires may be coated. For example, the plurality of magnetic nanowires 204 may be coated with PEG or other biological molecules to improve biocompatibility, buoyancy, and dispersibility in biomedical applications. In some examples, the magnetic nanowires 204 may be coated with HS-PEG-COOH, such as on gold surfaces, or dopamide-PEG, such as on Co35Fe65, Fe, Co, or Ni surfaces. - In some examples, the plurality of magnetic nanowires 204 may include metals having a relatively high thermal conductivity. For example, a thermal conductivity of may be between about 80 W/m/K and about 350 W/m/K. In contrast, a thermal conductivity of
porous substrate 108 may be less than the thermal conductivity of the plurality of magnetic nanowires 204. For example, the thermal conductivity ofporous substrate 108 may be less than about 50 W/m/K. As a result of this difference in thermal conductivity, the plurality ofnanowires 114 may function as heat fins to transfer heat throughheating device 100 to surface 112 ofheating device 100. - In some examples, the plurality of nanodevices 202 may be configured for efficient heating of the tips of the plurality of magnetic nanowires 204. For example, the plurality of magnetic nanowires 204 may be configured with a balance between heating elements and conduction. Referring to
FIG. 2A , in some examples, the plurality ofnanodevices 202A may include aconductive tip 208 on one or more of the plurality ofmagnetic nanowires 204A.Conductive tip 208 may be configured to distribute heat generated bymagnetic nanowire 204A to arespective solder nanoparticle 206A. For example,conductive tip 208 may include a material having a relatively high thermal conductivity, such as copper or gold, to increase a transfer of heat frommagnetic nanowire 204A tosolder nanoparticle 206A. As a result, magnetic metals ofmagnetic nanowires 204A with lower conductivity may be segmented with higher thermal conductivity metals ofconductive tip 208, such as copper, for the highest thermal conductivity directed to a surface ofconductive tip 208. -
Porous substrate 210 defines a topmajor surface 212.Porous substrate 210 may be configured to function as a support for the plurality of nanowires 204.Porous substrate 210 may be fabricated from a variety of materials including, but not limited to, oxides, such as aluminum oxide, silicon, and other materials that may form relatively defined pores. In some examples,porous substrate 210 may include pores that may be configured (e.g., formed or selected) within a relatively small size and/or orientation range. For example, aluminum oxide may include relatively tightly controlledpores 110, such that the resulting nanowires 204 formed in situ may have relatively uniform diameters. In some examples, the plurality ofpores 110 may have an average diameter between about 5 nanometers and about 15 nanometers, with a standard deviation within about 3 nanometers. - In some examples,
porous substrate 210 may include an oxide layer on a platform substrate. For example, the platform substrate may be configured as a heat sink, while the oxide layer may be configured as a template for magnetic nanowires 204. Some of the oxide templates may be silicon-integrated (e.g., an aluminum film may be deposited onto silicon and anodized to create the oxide template) such that silicon may operate as a potential heat sink. - While
porous substrate 210 has been described as including pores, in some examples,porous substrate 210 may include coplanar waveguides (CPWs) to deliver extremely localized heating. For example, the plurality of nanowires 204 may be grown into spaces, such as the top and/or inside the gaps of CPWs, to differentiate rows or groups of nanowires 204, such that local alternating current magnetic fields may be applied only to small rows of magnetic nanowires, rather than in arrays. - In some examples, in addition to the plurality of nanowires 204, the plurality of nanodevices 202 may include a plurality of solder nanoparticles 206 dispersed on the plurality of nanowires 204, such as directly or indirectly through
conductive tip 208. Solder nanoparticles 206 may be configured to flow in response to a heating stimulus and provide electrical and/or thermal contact between the plurality of nanowires 204 and another device or material, such to a microchip or tissue. In example in which the plurality of nanowires 204 are magnetic nanowires, the magnetic nanowires 204 are configured to generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the array of solder nanoparticles 206. Solder nanoparticles 206 may include at least one of tin (Sn), copper (Cu), silver (Ag), silicon (Si), indium (In), zinc (Zn), or antimony (Sb). - In some examples, electronic nanodevice 200 may be configured to selectively reflow particular solder nanoparticles 206 or groups of solder nanoparticles 206. For example, magnetic nanowires 204 may be configured, such as through difference sizes or different compositions, to heat to particular temperatures at different times by controlling the heating rate of the particular magnetic nanowires 204. A particular magnetic nanowire 204 may only generate a substantial amount of heat in response to a magnetic field once a threshold magnetic field amplitude has been reached, exhibiting digital heating between an “on” state and an “off” state as the particular nanowire 204 is switched and other nanowires 204 are not switched. This threshold magnetic field amplitude may be related to a diameter of magnetic nanowire 204 or properties related to a composition of magnetic nanowire 204, such as magnetic anisotropy, exchange, and/or saturation magnetization. For example, the threshold magnetic field amplitude may be substantially linearly related to the exchange/magnetization and exponentially related to the diameter.
- In some examples, nanowires 204 may have different compositions.
FIG. 11 is a graph of example hysteresis loops for 50 nanometer cobalt, iron, nickel, and permalloy nanowires according to techniques described herein. As illustrated inFIG. 11 , different compositions may result in differently-shaped hysteresis loops, including different switching threshold magnetic field amplitudes.FIG. 11 illustrates ahysteresis loop 911 for iron nanowires, ahysteresis loop 912 for nickel nanowires, ahysteresis loop 913 for cobalt nanowires, and ahysteresis loop 914 for permalloy nanowires. In the example ofFIG. 11 , the magnetic nanowires with diameter of 50 nm all had coercivities within the fields that may be easily achieved by medical AMFs, and had the largest area loops within this constraint, with coercivities ranging from 42 to 93 kA/m. The coercivity may scale with a factor of A/Ms, which agrees with the mechanism of vortex formation. In this way, it may also be possible to tailor magnetic nanowires to accommodate application-specific magnetic field strengths for optimal heating. - In some examples, nanowires 204 may have different diameters and/or shapes.
FIG. 9B is a graph of example hysteresis loops for nickel nanowires having different diameters and different cross-section shapes.FIG. 9B illustrates ahysteresis loop 901 for 100 nanometer cylindrical nanowires, ahysteresis loop 902 for 100 nanometer elliptical nanowires, ahysteresis loop 903 for 50 nanometer cylindrical nanowires, ahysteresis loop 904 for 50 nanometer elliptical nanowires, ahysteresis loop 905 for 30 nanometer cylindrical nanowires, and ahysteresis loop 906 for 30 nanometer elliptical nanowires. As illustrated inFIG. 9B , as a diameter of the nanowires increase, a threshold magnetic field amplitude increases, and as a cross-sectional shape of the nanowires is less rounded, a threshold magnetic field amplitude increases. - To create multiple different states, electronic nanodevice 200 may include nanowires 204 having different compositions and diameters that are characterized by different threshold magnetic field amplitudes. As a result, different solder nanoparticles 206 may be reflowed at different times, permitting sequential connections with a same applied alternating magnetic field. In some examples, rather than or in addition to configuring magnetic nanowires for sequential connections, particular solder nanoparticles 206 and/or groups of solder nanoparticles 206 may be configured, such as through different volumes or different compositions, to reflow at different times by controlling the heating rate of the particular solder nanoparticles 206.
-
FIG. 10 is an example graph of hysteresis loops of two different nanowires. A first nanowire has afirst hysteresis loop 800 characterized by a switching field bounded by a first positive thresholdmagnetic field amplitude 802A and a first negative thresholdmagnetic field amplitude 802B (collectively, “first threshold magnetic field amplitude 802”). The second nanowire has asecond hysteresis loop 810 that is characterized by a switching field bounded by second positive thresholdmagnetic field amplitude 812A and a second negative thresholdmagnetic field amplitude 812B (collectively, “second threshold magnetic field amplitude 812”). The first threshold magnetic field amplitude 802 of the first nanowire is higher than the second threshold magnetic field amplitude 812 of the second nanowire, such thatfirst hysteresis loop 800 overlapssecond hysteresis loop 810. For example, the first nanowire may have a smaller diameter than the second nanowire, or may be fabricated from a material having different magnetic properties, such as values of an exchange parameter, crystalline anisotropy, or saturation magnetization, than the second nanowire. - When no magnetic field is applied to the nanowires (A), neither the first nor the second nanowires may generate heat. When a high amplitude magnetic field is applied to the nanowires (alternating between B1 and B2), the magnetic field amplitude exceeds both the first and second threshold magnetic field amplitudes 802 and 812, generating heat in both the first and second nanowires and, correspondingly, reflowing solder nanoparticles coupled to both the first and second nanowires. When a low amplitude magnetic field is applied to the nanowires (alternating between C1 and C2), the magnetic field amplitude exceeds the second threshold magnetic field amplitude 812, but not first threshold magnetic field amplitude 802, generating heat in only the second nanowire. This difference in heating may be used to connect the first nanowire to a first device at a first time, and to connect the second nanowire to a second device at a second time. For example, the high amplitude magnetic field (B1, B2) may be used to heat the first nanowire, along with the second nanowire, to connect a first device to the first nanowire at a first time. Subsequently the low amplitude magnetic field (C1, C2) may be used to heat the second nanowire, without heating the first nanowire, to connect a second device to the second nanowire.
- In this way, nanodevice 200 may enable selective connection of devices that is independent of an order of operations based on geometry or solder composition. For example, in some fabrication methods of a stacked microchip, devices within the microchip may be assembled in layers, with solder particles between the different layers of devices having increasingly lower melting points to permit attachment of one layer of devices without melting subsequent layers. The melting point of the solder particles may be further limited by a threshold temperature at which the devices degrade.
- However, in one or more examples described in this disclosure, devices may be connected to nanodevice 200 without layer-by-layer assembly. For example, various nanowires having relatively low threshold magnetic field amplitudes may be reserved for attachment of future devices after microchip fabrication is complete. Nanodevice 200 may also enable the use of solder nanoparticles having higher melting points, including melting points that exceed a thermal degradation temperature of the devices, as the heat may be limited to a localized area near the respective solder nanoparticle.
- In operation, electronic device 200 may be operated to reflow the array of solder nanoparticles 206. An alternating magnetic field may be applied to electronic nanodevice 200. The plurality of magnetic nanowires 204 generate heat in response to the alternating magnetic field and transfer at least a portion of the heat to the array of solder nanoparticles 206.
- In the example of
FIG. 2A , the plurality ofsolder nanoparticles 206A are present on a surface ofnanowires 204A within the pores ofporous substrate 210. For example,nanowires 204A may be formed beneath a surface ofporous substrate 210, such thatnanowires 204A do not extend past a plane ofmajor surface 212 ofporous substrate 210. Solder material may preferentially fill the pores on the top ofnanowires 204A due to a relatively low surface energy ofnanowires 204A, such thatsolder nanoparticles 206A are positioned within the pores of the porous substrate. As a result,solder nanoparticles 206A may have a relatively small size, such as a diameter of the pores. For example,solder nanoparticles 206A have an average diameter between about 10 nanometers and about 200 nanometers, such as less than about 20 nanometers. Such small size may enablesolder nanoparticles 206A having a relatively high density. For example, the plurality of solder nanoparticles may be used as solder ball grid arrays for connecting electronic components. - In the example of
FIG. 2B , the plurality ofsolder nanoparticles 206B are present on a surface ofnanowires 204B outside of the pores ofporous substrate 210. For example, a portion ofnanowires 204B may be formed abovemajor surface 212 ofporous substrate 210, such thatnanowires 204B extend to (not shown) or past (shown inFIG. 2B ) a plane ofmajor surface 212 ofporous substrate 210. Solder material may preferentially contact at least a portion of acorresponding nanowire 204B, such as a top surface or lateral surface, due to a relatively low surface energy ofnanowires 204B compared toporous substrate 210, such thatsolder nanoparticles 206B are positioned on or aroundnanowires 204B. As a result,solder nanoparticles 206B may have a relatively small size, such as less than about ten times a diameter of the pores. For example,solder nanoparticles 206B have an average diameter between about 10 nanometers and about 200 nanometers, such as less than about 100 nanometers. - In some examples, heating devices described herein may be used for connecting devices by reflowing solder materials.
FIGS. 3A and 3B are schematic conceptual diagrams illustrating an exampleelectronic system 300 according to techniques described herein. Referring toFIG. 3A ,electronic system 300 includes a firstelectronic device 302 and a secondelectronic device 304. Each of firstelectronic device 302 and secondelectronic device 304 may include any electronic device, such as a circuit board, microchip, or the like. Secondelectronic device 304 includes one ormore contact pads 312. Eachcontact pad 312 is configured to contact an electrical conductor to receive and/or send electrical signals from or to the electrical conductor. - First
electronic device 302 is configured to electrical couple to secondelectronic device 304. Firstelectronic device 302 includes aporous substrate 308 on aconductive substrate 314.Conductive substrate 314 include a plurality of patternedelectrodes 316 configured to transmit electrical signals.Porous substrate 308 includes a plurality of pores aligned substantially normal to a surface ofporous substrate 308 and over the plurality of patternedelectrodes 316. Firstelectronic device 302 also includes a plurality ofmagnetic nanowires 310 dispersed in the plurality of pores and a plurality ofsolder nanoparticles 306 on the plurality ofmagnetic nanowires 310, such as described inFIG. 2 . The plurality ofmagnetic nanowires 310 are electrically coupled to the plurality of patternedelectrodes 316. - Referring to
FIG. 3B , the plurality ofmagnetic nanowires 310 are configured to generate heat in response to an alternating magnetic field and deliver at least a portion of the heat to the plurality ofsolder nanoparticles 306. Theheated solder nanoparticles 306 may reflow to contact at least a portion of the one ormore contact pads 312 and electrically couple firstelectronic device 302 to secondelectronic device 304. In some examples, the plurality ofmagnetic nanowires 310 are configured to expand to increase a contact surface of the plurality ofmagnetic nanowires 310 and the plurality ofsolder nanoparticles 306 and/or extend solder from the plurality ofsolder nanoparticles 306 towardcontact pads 312. For example, the plurality ofmagnetic nanowires 310 may have a coefficient of thermal expansion greater than about 5 parts per million (ppm) per degree Kelvin (K). - In operation, first
electronic device 302 may be operated to electrically couple theelectronic system 300. An alternating magnetic field may be applied to firstelectronic device 302. The plurality ofmagnetic nanowires 310 generate heat in response to the alternating magnetic field and transfer at least a portion of the heat to the plurality ofsolder nanoparticles 306. The plurality ofsolder nanoparticles 306 may reflow and contact at least a portion of one ormore contact pads 312 of secondelectronic device 304 to electrically couple firstelectronic device 302 to secondelectronic device 304. - In some examples, rather than an electronic device that includes contact pads, devices described herein may be configured to electrically couple to dispersed nanodevices to incorporate the dispersed nanodevices into the electronic system.
FIG. 3C is an exampleelectronic system 300 that includes one or moreconnective nanodevices 320 dispersed across amajor surface 318 ofporous substrate 308.Connective nanodevices 320 are each configured to electrically couple to soldernanoparticles 306 of two or more nanodevices inporous substrate 308.Connective nanodevices 320 may function as electronic components coupled toelectronic device 302 viananowires 310. As will be described below inFIGS. 4A and 4B ,connective nanodevices 320 may include various features that enable or promote arrangement on a surface ofporous substrate 308, such thatconnective nanodevices 320 may be arranged to form particular circuits or other electronic functional structures. - In some examples, heating devices described herein may be used for characterizing other devices, such as nanodevices, by forming particular nanodevices and/or manipulating and measuring various properties of the nanodevices. For example, nanodevices may be relatively difficult to isolate and characterize due to their small size and tendency to agglomerate. While electrodes may be patterned onto such devices using e-beam after the devices are collected onto an insulting substrate. The e-beam patterning of contacts to measure each device is very time consuming, and trying to orient nanodevices onto pre-patterned contacts typically does not enable a robust electrical connection between the device and contacts. Other processes may use gold-coated atomic force microscopy (AFM) tips to make contact lightly with single nanowires in arrays. Slightly too much pressure on the tip will cause multiple devices to be measured at the same time. This causes much speculation in the determination of resistivity of nanodevices.
- Heating devices described herein may be configured to apply heat to particular nanodevices and measure electrical properties of the nanodevices.
FIG. 4 is a schematic conceptual diagram illustrating an examplenanodevice characterization system 400 according to techniques described herein.Nanodevice characterization system 400 includes atemplate device 418 configured to generate particular nanodevices, a probingdevice 402 configured to position nanodevices, and ameasurement device 420 configured to measure various properties of nanodevices. -
Template device 418 may be configured to generatetarget nanodevices 410 for measurement usingnanodevice characterization system 400. For example, whilenanodevice characterization system 400 may be configured to characterize a variety of different nanodevices,nanodevices 410 generated bytemplate device 418 may have relatively consistent size and dimensions, and may include one or more layers that aid in positioning or orientingnanodevice 410 for characterizing the material ofnanodevice 410.Template device 418 may be configured to formnanodevice 410 by sequentially depositing various materials in the pores of aporous substrate 404. For example,porous substrate 404 may have pores having a particular known or desired size (e.g., diameter and/or length). In some examples,nanodevice 410 may include one or moremagnetic portions 412. For example, a magnetic material may be deposited in pores ofporous substrate 404, followed by deposition of a particular material for characterization followed by the magnetic material to formnanodevice 410 includingmagnetic portions 412. -
Nanodevice characterization system 400 includes probingdevice 402 and measurement device 414 communicatively coupled to probingdevice 402. Probingdevice 402 includes aporous substrate 404 that includes a plurality of pores and defines asurface 416 of probingdevice 402. Probingdevice 402 includes a plurality of probing nanodevices that includes a plurality ofmagnetic nanowires 406 dispersed in the plurality of pores and extending from a bottom of probingdevice 402 to surface 416 of probingdevice 402.Measurement device 420 is electrically coupled to the plurality ofmagnetic nanowires 406, such as at the bottom of probingdevice 402. In some examples,measurement device 420 may include an oscilloscope configured to measure resistance. -
Surface 416 of probingdevice 402 is configured to receive one ormore nanodevices 410.Nanodevices 410 may include any materials or structures having at least one dimension less than about 10 nanometers.Nanodevices 410 may have various properties, such as thermal or electrical properties, that may be unknown or unquantified.Nanodevice characterization system 400 may be configured to measure various properties ofnanodevices 410. - To aid in positioning and electrically connecting
nanodevices 410 to the plurality ofmagnetic nanowires 406, probingdevice 402 may include a plurality ofsolder nanoparticles 408 on the plurality ofmagnetic nanowires 406 to form nano-pins. The plurality ofmagnetic nanowires 406 are configured to generate heat in response to an alternating magnetic field and transfer the heat to the plurality ofsolder nanoparticles 408.Solder nanoparticles 408 may be configured to reflow and make electrical contact with one or more portions ofnanodevice 410. For example, as illustrated inFIG. 4A ,multiple nanowires 406 may be electrically coupled tonanodevice 410 throughsolder nanoparticles 412 at various locations. - In some examples, probing
device 402 may be configured to positionnanodevices 410 onsurface 416. For example,nanodevice 410 may include at least onemagnetic portion 412 that is temporarily or permanently magnetized.Magnetic portion 412 may be grown ontonanodevice 410 to enable orientation ofnanodevice 410 perpendicular to particular magnetic nanowires and/or rows of magnetic nanowires.Magnetic portion 412 may be attracted tomagnetic nanowires 406, such that themagnetic portion 412 may “click” or otherwise magnetically coupled to one or moremagnetic nanowires 406 to alignnanodevice 410 on probingdevice 402 and thermally andelectrically couple nanodevice 410 tomagnetic nanowires 406. - In operation,
nanodevice characterization system 400 may be operated to measure one or more properties of one ormore nanodevice 410.FIG. 4B is a flowchart illustrating example characterization of a nanodevice according to techniques described herein. The method ofFIG. 4B includes forming nanodevice 410 (430). In some examples,nanodevice 410 may be a nanodevice fromtemplate device 418. For example, metallic nanowires may be grown inporous substrate 404 and released into a solution. The method ofFIG. 4B includes dispersingnanodevices 410 on a surface of probing device 402 (432). The solution that includestarget nanodevices 410 may be dropped and dispersed onsurface 416 of probingdevice 402. The method ofFIG. 4B includes orientingtarget nanodevice 410 onsurface 416 of probingdevice 402. For example, a small direct current magnetic field may be applied to orient suspendedtarget nanodevices 410. Once the suspension fluid has evaporated, friction and/ormagnetic portion 412 may holdnanodevices 410 onto probingdevice 402. An alternating magnetic field may be applied to probingdevice 402 to generate heat from the plurality ofnanowires 406 and reflow the plurality of solder nanoparticles thereby electrically connectingtarget nanodevice 410 to the plurality ofnanowires 406. The method ofFIG. 4B includes measuring properties oftarget nanodevice 410. For example, measurement device 414 may measure one or more properties of one ormore nanodevices 410, such as resistivity, ferromagnetic properties, and the like. - Devices described herein may be fabricated by forming magnetic nanowires in situ in a porous substrate. Such in situ formation may be relatively easy to fabricate with relatively small and tight size dimensions for magnetic nanowires.
FIG. 5 is a flowchart illustrating example formation of a device according to techniques described herein. - The method of
FIG. 5 includes forming a porous substrate by forming a metal layer on a substrate (500). For example, the metal layer may include aluminum metal stamped onto a silicon substrate, patterned electrode, or other substrate used as a base for an electronic device. The method ofFIG. 5 includes anodizing the metal layer to form a metal oxide having a plurality of pores in the oxide layer (502). For example, the aluminum layer or film may be anodized to form aluminum oxide. Aluminum oxide may form relatively uniformly sized and spaced pores. The method ofFIG. 5 includes blocking a portion of the plurality of pores to selectively create a plurality of open pores (504). The plurality of open pores may form a pattern that corresponding to the resulting nanodevices formed in the plurality of open pores. To block the portion of the plurality of pores, a photo-resist pattern may be applied to the portion of the plurality of pores. The resulting plurality of open pores may have a size sufficiently small that nanowires formed in the plurality of pores have a relatively high magnetic anisotropy and a pattern that corresponds to a desired location of the nanowires. For example, the plurality of pores may have an average diameter less than about 20 nanometers. - The method of
FIG. 5 includes forming a plurality of nanodevices in the plurality of open pores (506). In some examples, forming the plurality of nanodevices includes depositing a conductive and/or magnetic material in the plurality of open pores to form a plurality of nanowires (508). For example, the conductive and/or magnetic material may be grown from the underlying substrate at the bottom of the porous substrate to a particular depth of the plurality of pores corresponding to a desired length of the plurality of nanowires. In some examples, depositing the conductive and/or magnetic material further includes electrodepositing the conductive and/or magnetic material. For example, various conditions of the electrodeposition, such as a concentration of precursors in the electrodeposition solution, may be controlled to form the plurality of nanowires having particular properties. In some examples, additional metals, such as conductive metals, may be deposited on the plurality of nanowires, such as to aid in heat transfer from a magnetic nanowire to an overlying surface. - In some examples, forming the plurality of nanodevices further includes depositing a solder material in the plurality of open pores to form a plurality of solder nanoparticles on the plurality of nanowires (510). For example, as illustrated in
FIG. 2A , the nanowires may be grown such that they do not extend past a plane of a major surface of the porous substrate. The solder material may be deposited in the plurality of pores on the surface of the plurality of nanowires to form the solder nanoparticles. The solder material may be grown from a surface of the underlying nanowire to a top of the corresponding pore to form a solder nanoparticle. In some examples, depositing the solder material further includes electrodepositing the solder material on the magnetic nanowires. The resulting solder nanoparticles may have a relatively small size that corresponds to the pore size of the porous substrate, such as an average diameter less than about 20 nanometers. - In some examples, forming the plurality of nanodevices further includes depositing a solder material on a major surface of the porous substrate to form a plurality of solder nanoparticles on or around the plurality of nanowires. For example, as illustrated in
FIG. 2B , the nanowires may be grown such that they extend up to or past a plane of a major surface of the porous substrate. The solder material may be deposited on the major surface of the porous substrate and a portion of the solder material may be removed from the major surface to form the solder nanoparticles. For example, the solder material may have a stronger affinity to the nanowires due to the relatively low surface tension of the nanowires compared to the porous substrate. As a result, removing the portion of the solder material from the major surface to may leave a portion of the solder material contacting at least a portion of the corresponding nanowire extending up to or past the plane of the major surface. The resulting solder nanoparticles may have a relatively small size that corresponds to an order of magnitude of the nanowire size, such as an average diameter less than about 100 nanometers. - In some examples, the method of
FIG. 5 may include additional steps, such as coupling other devices or structures to the device. For example, such as illustrated inFIG. 3C , the method may include dispersing one or more connective nanodevices across a major surface of the porous substrate and electrically coupling each of the one or more connective nanodevices to the solder nanoparticles of two or more nanodevices of the plurality of nanodevices in the porous substrate. -
FIGS. 6A-6D are schematic conceptual diagrams illustrating example formation of a heating device according to techniques described herein. Referring toFIG. 6A , asubstrate 602A is formed on abase substrate 610. For example,substrate 602A may be a metal layer or film, such as aluminum, whilebase substrate 610 may be a heat sink, such as silicon, configured to remove heat and quickly cool any contacting device, such as nanodevices described below. Referring toFIG. 6B , a plurality ofpores 608 may be formed inporous substrate 602B. In some examples,substrate 602A may be anodized to formporous substrate 602B. For example, the metal layer ofsubstrate 602A may be anodized to form a metal oxide ofporous substrate 602B. Referring toFIG. 6C , a conductive or magnetic material may be deposited in the plurality ofpores 608 to form a plurality ofnanowires 604. For example, the conductive or magnetic material may be grown frombase substrate 610 to a particular height within the plurality ofpores 608. Referring toFIG. 6D , a solder material may be deposited in the remaining space within the plurality ofpores 608 to form a plurality ofsolder nanoparticles 606 on the plurality ofnanowires 604. -
FIG. 7A-7E are schematic conceptual diagrams illustration example formation of an electronic device according to techniques described herein. Referring toFIG. 7A , a substrate 702A is formed on one or morepatterned electrodes 712 on abase substrate 710. For example, substrate 02A may be a metal layer or film, such as aluminum, while patternedelectrode 712 may be an electrical conductor or other interconnect of an electronic device andbase substrate 710 may be a support, such as silicon. Referring toFIG. 7B , a plurality ofpores 708 may be formed in porous substrate 702B. In some examples, substrate 702A may be anodized to form porous substrate 702B. For example, the metal layer of substrate 702A may be anodized to form a metal oxide of porous substrate 702B. Referring toFIG. 7C , a portion of the plurality ofpores 708 may be blocked, such as by filling with a blockingmaterial 714. For example, the blocking material may include photo-resist material or other material that may be selectively applied to particular pores at a relatively high resolution. Referring toFIG. 7D , a conductive or magnetic material may be deposited in the remaining plurality ofopen pores 708 to form a plurality ofnanowires 704. For example, the conductive or magnetic material may be grown from patternedelectrode 712 to a particular height within the plurality ofpores 708. Referring toFIG. 7E , a solder material may be deposited in the remaining space within the plurality ofopen pores 708 to form a plurality ofsolder nanoparticles 706 on the plurality ofnanowires 704. In other examples, such as illustrated inFIG. 2B , the conductive or magnetic material may be grown above a plane of porous substrate 702B, andsolder nanoparticles 706 may be formed on or around the plurality ofnanowires 704. - Example 1: A device includes an electronic device; a porous substrate on the electronic device, wherein the porous substrate defines a major top surface and comprises a plurality of pores; and a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises: a nanowire; and a solder nanoparticle overlying the nanowire, wherein the nanowires of the plurality of nanodevices have an average diameter between about 10 nanometers and about 200 nanometers, such as less than about 20 nanometers, and wherein the solder nanoparticles of the plurality of nanodevices have an average diameter less than about 200 nanometers, such as between about 10 nanometers and about 200 nanometers.
- Example 2: The device of example 1, wherein the nanowire comprises an electrically conductive material.
- Example 3: The device of example 2, wherein the electrically conductive material comprises at least one of copper or gold.
- Example 4: The device of any of examples 1 through 3, wherein the solder nanoparticles comprise at least one of tin, copper, silver, silicon, indium, zinc, or antimony.
- Example 5: The device of any of examples 1 through 4, wherein the electronic device comprises a plurality of contacts configured to transmit electrical signals, and wherein each of the plurality of nanodevices comprises an interconnect configured to transmit the electrical signals from a contact of the plurality of contacts to another electronic device electrically coupled to the solder nanoparticle.
- Example 6: The device of any of examples 1 through 5, wherein the nanowires have an average length-to-width aspect ratio that is greater than about 10.
- Example 7: The device of any of examples 1 through 6, wherein the plurality of pores have an average diameter of between about 5 nanometers and about 15 nanometers.
- Example 8: The device of any of examples 1 through 7, wherein the porous substrate comprises an oxide.
- Example 9: The device of example 8, wherein the porous substrate comprises aluminum oxide.
- Example 10: The device of any of examples 1 through 9, wherein a thermal conductivity of the porous substrate is less than a thermal conductivity of the nanowires.
- Example 11: The device of any of examples 1 through 10, wherein the nanowires do not extend past a plane of the major surface of the porous substrate, and wherein the solder nanoparticles are positioned within the pores of the porous substrate.
- Example 12: The device of example 12, wherein the solder nanoparticles have an average diameter less than about 20 nanometers.
- Example 13: The device of any of examples 1 through 12, wherein the nanowires extend to or past a plane of the major surface of the porous substrate, and wherein the solder nanoparticles contact at least a portion of the corresponding nanowire extending to or past the plane of the major surface.
- Example 14: The device of example 13, wherein the solder nanoparticles of the plurality of nanodevices have an average diameter less than about 100 nanometers.
- Example 15: The device of any of examples 1 through 14, further comprising one or more connective nanodevices dispersed across the major surface of the porous substrate, wherein the one or more connective nanodevices are each configured to electrically couple to the solder nanoparticles of two or more nanodevices of the plurality of nanodevices in the porous substrate.
- Example 16: A heating device includes a porous substrate comprising a plurality of pores; and a plurality of nanodevices dispersed in at least a portion of the plurality of pores, wherein each of the plurality of nanodevices comprises a magnetic nanowire, wherein the magnetic nanowires of the plurality of nanodevices have an average diameter less than about 20 nanometers, and wherein the magnetic nanowires are configured to generate heat in response to an alternating magnetic field.
- Example 17: The heating device of example 16, wherein the magnetic nanowires have an average length-to-width aspect ratio that is greater than about 10.
- Example 18: The heating device of any of examples 16 and 17, wherein the plurality of pores have an average diameter of between about 5 nanometers and about 15 nanometers.
- Example 19: The heating device of any of examples 16 through 18, wherein the porous substrate comprises an oxide.
- Example 20: The heating device of example 19, wherein the porous substrate comprises aluminum oxide.
- Example 21: The heating device of any of examples 16 through 20, wherein a thermal conductivity of the porous substrate is less than a thermal conductivity of the magnetic nanowires.
- Example 22: A heating system includes a heating device includes a porous substrate comprising a plurality of pores; and a plurality of nanodevices dispersed in at least a portion of the plurality of pores, wherein each of the plurality of nanodevices comprises a magnetic nanowire; and a magnetic device configured to generate an alternating magnetic field, wherein the magnetic nanowires of the plurality of nanodevices have an average diameter less than about 20 nanometers, and wherein the magnetic nanowires are configured to generate heat in response to the alternating magnetic field.
- Example 23: The heating system of example 22, wherein the magnetic device comprises an oscilloscope.
- Example 24: A method for generating localized heat includes applying an alternating magnetic field to a heating device, wherein the heating device comprises: a porous substrate comprising a plurality of pores; and a plurality of nanodevices dispersed in at least a portion of the plurality of pores, wherein each of the plurality of nanodevices comprises a magnetic nanowire, wherein the magnetic nanowires of the plurality of nanodevices have an average diameter less than about 20 nanometers, and wherein the magnetic nanowires generate the heat in response to the alternating magnetic field.
- Example 25: A device includes an electronic device; a porous substrate on the electronic device, wherein the porous substrate defines a major surface and comprises a plurality of pores; and a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises: a magnetic nanowire; and a solder nanoparticle overlying the nanowire, wherein the magnetic nanowires of the plurality of nanodevices are configured to generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles of the plurality of nanodevices.
- Example 26: The device of example 25, wherein the array of solder nanoparticles comprise at least one of tin, copper, silver, silicon, indium, zinc, or antimony.
- Example 27: The device of any of examples 25 and 26, wherein the solder nanoparticles comprise solder nanodots.
- Example 28: The device of any of examples 25 through 27, wherein the solder nanoparticles have an average diameter between about 10 nanometers and about 200 nanometers.
- Example 29: The device of any of examples 25 through 28, wherein the nanowires do not extend past a plane of the major surface of the porous substrate, and wherein the solder nanoparticles are positioned within the pores of the porous substrate.
- Example 30: The device of example 29, wherein the solder nanoparticles have an average diameter less than about 20 nanometers.
- Example 31: The device of any of examples 25 through 30, wherein the nanowires extend to or past a plane of the major surface of the porous substrate, and wherein the solder nanoparticles contact at least a portion of the corresponding nanowire extending to or past the plane of the major surface.
- Example 32: The device of example 31, wherein the solder nanoparticles of the plurality of nanodevices have an average diameter less than about 100 nanometers.
- Example 33: The device of any of examples 25 through 32, further comprising one or more connective nanodevices dispersed across the major surface of the porous substrate, wherein the one or more connective nanodevices are each configured to electrically couple to the solder nanoparticles of two or more nanodevices of the plurality of nanodevices in the porous substrate.
- Example 34: A method for reflowing an array of solder nanoparticles includes applying an alternating magnetic field to a device, wherein the device comprises: an electronic device; a porous substrate on the electronic device, wherein the porous substrate defines a major surface and comprises a plurality of pores; and a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises: a magnetic nanowire; and a solder nanoparticle overlying the nanowire, wherein the magnetic nanowires generate heat in response to the alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles.
- Example 35: An electronic system includes a device includes a first electronic device includes a magnetic nanowire electrically connected to at least one electrical contact; and a solder nanoparticle overlying the magnetic nanowire; and a second electronic device comprising one or more contact pads; wherein the magnetic nanowires are electrically coupled to the second electronic device through the solder nanoparticles.
- Example 36: The electronic system of example 35, wherein the magnetic nanowires are configured to expand in response to generating the heat.
- Example 37: The electronic system of any of examples 35 and 36, wherein the magnetic nanowires have a coefficient of thermal expansion greater than about 5 parts per million (ppm) per degree Kelvin (K).
- Example 38: A method for reflowing an array of solder nanoparticles includes applying an alternating magnetic field to a device, wherein the device comprises: an electronic device; a porous substrate on the electronic device, wherein the porous substrate defines a major surface and comprises a plurality of pores; and a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises: a magnetic nanowire; and a solder nanoparticle overlying the nanowire, wherein the magnetic nanowires generate heat in response to the alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles.
- Example 39: An electronic system includes a device includes a first electronic device includes a magnetic nanowire electrically connected to at least one electrical contact; and a solder nanoparticle overlying the magnetic nanowire; and a second electronic device comprising one or more contact pads; wherein the magnetic nanowires are electrically coupled to the second electronic device through the solder nanoparticles.
- Example 40: The electronic system of example 39, wherein the magnetic nanowires are configured to expand in response to generating the heat.
- Example 41: The electronic system of any of examples 39 and 40, wherein the magnetic nanowires have a coefficient of thermal expansion greater than about 5 parts per million (ppm) per degree Kelvin (K).
- Example 42: A method for electrically coupling an electronic system includes applying an alternating magnetic field to a device, wherein the device comprises: a first electronic device includes a nanowire electrically connected to at least one electrical contact; and a solder nanoparticle overlying the nanowire, wherein the magnetic nanowires of the plurality of nanodevices generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles to reflow the solder nanoparticles and electrically couple the first electronic device to a second electronic device through the reflowed solder nanoparticles.
- Example 43: A nanodevice characterization system includes a probing device includes a porous substrate defining a major surface and includes a magnetic nanowire; and a solder nanoparticle overlying the nanowire; and a measurement device electrically coupled to the plurality of probing nanodevices, wherein the major surface of the probing device is configured to receive one or more target nanodevices, and wherein the magnetic nanowires of the plurality of probing nanodevices are configured to generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles of the plurality of probing nanodevices to reflow the solder nanoparticles and electrically couple at least a portion of the magnetic nanowires to at least one target nanodevice.
- Example 44: The nanodevice characterization system of example 43, wherein the measurement device comprises an oscilloscope.
- Example 45: A method for characterizing a nanodevice includes dispersing one or more target nanodevices on a major surface of a probing device, wherein the probing device comprises: a porous substrate that includes a plurality of pores and defines the major surface of the heating device; and a plurality of probing nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of probing nanodevices comprises: a magnetic nanowire; and a solder nanoparticle overlying the magnetic nanowire; applying an alternating magnetic field to the probing device to generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles of the plurality of probing nanodevices to reflow the solder nanoparticles and electrically couple at least a portion of the magnetic nanowires to at least one target nanodevice; and measuring one or more properties of the at least one target nanodevice.
- Example 46: The method of example 45, wherein the one or more target nanodevices include a magnetic portion, and wherein the magnetic portion of the one or more target nanodevices are magnetically coupled to the plurality of magnetic nanowires to align the one or more nanodevices on the heating device.
- Example 47: A method of forming a device includes forming a plurality of nanodevices in at least a portion of a plurality of pores of a porous substrate, wherein the plurality of pores has an average diameter less than about 20 nanometers, and wherein each of the plurality of nanodevices comprises: a nanowire; and a solder nanoparticle overlying the nanowire.
- Example 48: The method of example 47, wherein forming the plurality of nanodevices comprises depositing a conductive material in the plurality of pores to form the nanowires.
- Example 49: The method of example 48, wherein the conductive material is deposited using electrochemical deposition.
- Example 50: The method of any of examples 48 and 49, wherein the nanowires do not extend past a plane of the major surface of the porous substrate, wherein forming the plurality of nanodevices comprises depositing a solder material in the plurality of pores on the nanowires to form the solder nanoparticles.
- Example 51: The method of example 50, wherein the solder nanoparticles have an average diameter between about 10 nanometers and about 200 nanometers.
- Example 52: The method of any of examples 50 and 51, wherein the solder material is deposited using electrochemical deposition.
- Example 53: The method of any of examples 48 through 52, wherein the nanowires extend to or past a plane of the major surface of the porous substrate, and wherein forming the plurality of nanodevices further comprises: depositing a solder material on the major surface of the porous substrate; and removing a portion of the solder material from the major surface to form the solder nanoparticles, wherein the solder nanoparticles contact at least a portion of the corresponding nanowire extending to or past the plane of the major surface.
- Example 54: The method of example 53, wherein the solder nanoparticles of the plurality of nanodevices have an average diameter less than about 100 nanometers.
- Example 55: The method of any of examples 47 through 54, further comprising forming the porous substrate on one or more patterned electrodes of an electronic device.
- Example 56: The method of example 55, wherein forming the porous substrate further comprises: forming a metal layer on the one or more patterned electrodes; and anodizing the metal layer to form a metal oxide that includes the plurality of pores.
- Example 57: The method of example 56, wherein the metal layer comprises aluminum, and wherein the metal oxide comprises aluminum oxide.
- Example 58: The method of any of examples 47 through 57, further includes dispersing one or more connective nanodevices across a major surface of the porous substrate; and electrically coupling each of the one or more connective nanodevices to the solder nanoparticles of two or more nanodevices of the plurality of nanodevices in the porous substrate.
- Example 59: A method for forming a heating device includes forming a plurality of nanodevices in at least a portion of a plurality of pores of a porous substrate, wherein the plurality of pores have an average diameter less than about 20 nanometers, wherein each of the plurality of nanodevices comprises a magnetic nanowire, and wherein the magnetic nanowires are configured to generate heat in response to an alternating magnetic field.
- Example 60: The method of example 59, wherein forming the plurality of nanodevices further comprises depositing a magnetic material in the plurality of pores to form the magnetic nanowires.
- Example 61: The method of example 60, wherein the magnetic material is deposited using electrochemical deposition.
- Example 62: The method of any of examples 59 through 61, further comprising forming the porous substrate.
- Example 63: The method of example 62, wherein forming the porous substrate further comprises: forming a metal layer on a surface of a base substrate; and anodizing the metal layer to form a metal oxide that includes the plurality of pores.
- Example 64: The method of example 63, wherein the metal layer comprises aluminum, and wherein the metal oxide comprises aluminum oxide.
- Example 65: The method of any of examples 63 and 64, wherein the base substrate comprises silicon.
- Various examples have been described. These and other examples are within the scope of the following claims.
Claims (20)
1. A device, comprising:
an electronic device;
a porous substrate on the electronic device, wherein the porous substrate defines a major surface and comprises a plurality of pores; and
a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises:
a magnetic nanowire; and
a solder nanoparticle overlying the nanowire,
wherein the magnetic nanowires of the plurality of nanodevices are configured to generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles of the plurality of nanodevices.
2. The device of claim 1 , wherein the plurality of nanodevices includes:
a first nanodevice comprising a first magnetic nanowire defining a first hysteresis loop having a first threshold magnetic field amplitude, and
a second nanodevice comprising a second magnetic nanowire defining a second hysteresis loop having a second threshold magnetic field amplitude, different from the first hysteresis loop and the first threshold magnetic field amplitude.
3. The device of claim 2 , wherein a diameter of the first magnetic nanowire is different from a diameter of the second magnetic nanowire.
4. The device of claim 2 , wherein a composition of the first magnetic nanowire is different from a composition of the second magnetic nanowire.
5. The device of claim 1 , wherein the array of solder nanoparticles comprise at least one of tin, copper, silver, silicon, indium, zinc, or antimony.
6. The device of claim 1 , wherein the solder nanoparticles comprise solder nanodots.
7. The device of claim 1 , wherein the solder nanoparticles have an average diameter between about 10 nanometers and about 200 nanometers.
8. The device of claim 1 ,
wherein the magnetic nanowires do not extend past a plane of the major surface of the porous substrate, and
wherein the solder nanoparticles are positioned within the pores of the porous substrate.
9. The device of claim 8 , wherein the solder nanoparticles have an average diameter less than about 20 nanometers.
10. The device of claim 1 ,
wherein the magnetic nanowires extend to or past a plane of the major surface of the porous substrate, and
wherein the solder nanoparticles contact at least a portion of the corresponding magnetic nanowire extending to or past the plane of the major surface.
11. The device of claim 10 , wherein the solder nanoparticles of the plurality of nanodevices have an average diameter less than about 100 nanometers.
12. The device of claim 1 , further comprising one or more connective nanodevices dispersed across the major surface of the porous substrate, wherein the one or more connective nanodevices are each configured to electrically couple to the solder nanoparticles of two or more nanodevices of the plurality of nanodevices in the porous substrate.
13. The device of claim 1 , wherein the magnetic nanowire comprises an electrically conductive material.
14. The device of claim 13 , wherein the electrically conductive material comprises at least one of copper or gold.
15. The device of claim 1 ,
wherein the electronic device comprises a plurality of contacts configured to transmit electrical signals, and
wherein each of the plurality of nanodevices comprises an interconnect configured to transmit the electrical signals from a contact of the plurality of contacts to another electronic device electrically coupled to the solder nanoparticle.
16. The device of claim 1 , wherein the magnetic nanowires have an average length-to-width aspect ratio that is greater than about 10.
17. The device of claim 1 , wherein the porous substrate comprises aluminum oxide.
18. The device of claim 1 , wherein a thermal conductivity of the porous substrate is less than a thermal conductivity of the nanowires.
19. A device, comprising:
a porous substrate configured to couple to an electronic device, wherein the porous substrate defines a major surface and comprises a plurality of pores; and
a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises:
a magnetic nanowire; and
a solder nanoparticle overlying the nanowire,
wherein the magnetic nanowires of the plurality of nanodevices are configured to generate heat in response to an alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles of the plurality of nanodevices.
20. A method for reflowing an array of solder nanoparticles, comprising:
applying an alternating magnetic field to a device, wherein the device comprises:
an electronic device;
a porous substrate on the electronic device, wherein the porous substrate defines a major surface and comprises a plurality of pores; and
a plurality of nanodevices positioned in at least a portion of the plurality of pores and oriented substantially perpendicular to the major surface of the porous substrate, wherein each of the plurality of nanodevices comprises:
a magnetic nanowire; and
a solder nanoparticle overlying the nanowire,
wherein the magnetic nanowires generate heat in response to the alternating magnetic field and transfer at least a portion of the heat to the solder nanoparticles.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/151,250 US20230223324A1 (en) | 2022-01-07 | 2023-01-06 | Devices with conductive or magnetic nanowires for localized heating and connection |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202263266551P | 2022-01-07 | 2022-01-07 | |
US18/151,250 US20230223324A1 (en) | 2022-01-07 | 2023-01-06 | Devices with conductive or magnetic nanowires for localized heating and connection |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230223324A1 true US20230223324A1 (en) | 2023-07-13 |
Family
ID=87068970
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/151,250 Pending US20230223324A1 (en) | 2022-01-07 | 2023-01-06 | Devices with conductive or magnetic nanowires for localized heating and connection |
Country Status (1)
Country | Link |
---|---|
US (1) | US20230223324A1 (en) |
-
2023
- 2023-01-06 US US18/151,250 patent/US20230223324A1/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Tanase et al. | Magnetic trapping and self-assembly of multicomponent nanowires | |
US11062826B2 (en) | Nanocomposite magnetic materials for magnetic devices and systems | |
Spohr | Status of ion track technology—Prospects of single tracks | |
JP6247289B2 (en) | Three-dimensional crystalline, homogeneous and composite nanostructures prepared by field-induced assembly of nanoelements | |
WO2003039753A1 (en) | System and method for capturing and positioning particles | |
US20150371900A1 (en) | Nanoscale Interconnects Fabricated by Electrical Field Directed Assembly of Nanoelements | |
US20130142566A1 (en) | Electrochemical methods for wire bonding | |
JP2008546542A (en) | Production of conduction paths, microcircuits and microstructures in microfluidic networks | |
Behroozfar et al. | Additive printing of pure nanocrystalline nickel thin films using room environment electroplating | |
US20230223324A1 (en) | Devices with conductive or magnetic nanowires for localized heating and connection | |
Alotaibi et al. | Individually grown cobalt nanowires as magnetic force microscopy probes | |
Moritz et al. | Magnetophoresis-Assisted Capillary Assembly: A Versatile Approach for Fabricating Tailored 3D Magnetic Supercrystals | |
Ahn et al. | A fully integrated micromachined magnetic particle manipulator and separator | |
Rheem et al. | Site-specific magnetic assembly of nanowires for sensor arrays fabrication | |
Rizal et al. | Magnetotransport properties of Co–Au granular alloys | |
Rumpf et al. | Investigation of Ni and Co deposition into porous silicon and the influence of the electrochemical parameters on the physical properties | |
Kim et al. | Surface-adaptable all-metal micro-four-point probe with unique configuration | |
Fiedler et al. | Nanowires in electronics packaging | |
US10478827B2 (en) | Devices for manipulating magnetic particles, and methods of fabricating the devices and the use thereof | |
Hossain et al. | Super-giant magnetoresistance at room-temperature in copper nanowires due to magnetic field modulation of potential barrier heights at nanowire-contact interfaces | |
Bang et al. | Controlling superconductivity in thin film with an external array of magnetic nanostructures | |
Granitzer et al. | Nanostructured Silicon as Host Material | |
Uhrig et al. | Study on different template-based production processes for magnetic nanowires | |
Tao et al. | Novel processes to enable deposition of metal coated polymer micro-spheres for flip-chip interconnections | |
Atashbar et al. | Manipulation of nickel nanoparticles deposited on HOPG |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: REGENTS OF THE UNIVERSITY OF MINNESOTA, MINNESOTA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:STADLER, BETHANIE J;FRANKLIN, RHONDA R.;SIGNING DATES FROM 20230202 TO 20230205;REEL/FRAME:063109/0576 |